| 一种基2冗余符号数加法的改进算法 |
| |
| 引用本文： | 李云锋,赵金薇,周汇,俞军.一种基2冗余符号数加法的改进算法[J].计算机工程,2007,33(24):242-243. |
| |
| 作者姓名： | 李云锋 赵金薇 周汇 俞军 |
| |
| 作者单位： | 复旦大学专用集成电路与系统国家重点实验室,上海,200433 |
| |
| 摘 要： | 冗余符号数加法器满足了对加法器高速度和高精度的要求。该文针对二进制符号数加法传统算法的不足，提出了一种改进算法，设计了相应的加法电路。它采用3级结构实现加法器，结构简单而规则，中间进位与中间和都仅需要1bit编码。与传统结构相比，该算法实现的电路速度更快、面积更小、动态功耗更少。
|
| 关 键 词： | 二进制符号数 快速加法器 4-2加法器 计算机算法 |
| 文章编号： | 1000-3428(2007)24-0242-02 |
| 修稿时间： | 2007年2月6日 |
Improved Arithmetic for Radix-2 Redundant Signed Digit Number Addition |
| |
| LI Yun-feng,ZHAO Jin-wei,ZHOU Hui,YU Jun.Improved Arithmetic for Radix-2 Redundant Signed Digit Number Addition[J].Computer Engineering,2007,33(24):242-243. |
| |
| Authors: | LI Yun-feng ZHAO Jin-wei ZHOU Hui YU Jun |
| |
| Affiliation: | State Key Laboratory of ASIC & System, Fudan University, Shanghai 200433 |
| |
| Abstract: | Because of the requirements for high speed and high precision in adders,redundant signed digit number adders are proposed.On account of weaknesses of traditional signed binary addition,this paper proposes an improved arithmetic and designs the addition circuit.It is with a simple and regular 3-stage structure,and its immediate carry and sum digits are both encoded with 1bit.Contrast to the traditional one,the improved circuit has higher speed and consumes less area and dynamic power. |
| |
| Keywords: | binary signed digit number fast adder four-to-two adder computer arithmetic |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
