| AES密码计算构件的设计及应用 |
| |
| 引用本文： | 吴亚联,段斌.AES密码计算构件的设计及应用[J].计算机工程,2005,31(21):181-183,186. |
| |
| 作者姓名： | 吴亚联 段斌 |
| |
| 作者单位： | 1. 湘潭大学信息工程学院,湘潭,411105
2. 湘潭大学信息工程学院,湘潭,411105;教育部教育管理信息中心校园卡标准化研究所,湘潭,411105 |
| |
| 基金项目： | 湖南省自然科学基金资助项目（03JJY3105） |
| |
| 摘 要： | 介绍了AES算法的硬件加密芯片优化设计，并讨论了AES算法加密芯片在射频IC卡等效实现金融CUP卡规范中的应用。结果表明该方法非常有用。
|
| 关 键 词： | AES算法 硬件实现 FPGA 仿真 金融规范 智能卡 |
| 文章编号： | 1000-3428（2005）21-0181-03 |
| 收稿时间： | 2004-09-17 |
| 修稿时间： | 2004-09-17 |
Design and Application of AES Cipher Calculation Component |
| |
| WU Yalian,DUAN Bin.Design and Application of AES Cipher Calculation Component[J].Computer Engineering,2005,31(21):181-183,186. |
| |
| Authors: | WU Yalian DUAN Bin |
| |
| Affiliation: | 1. Institute of Information Engineering, Xiangtan University, Xiangtan 411105; 2.1nstitute of Campus IC Card Standardization of Educational Management Information Center, Ministry of Education, Xiangtan 411105 |
| |
| Abstract: | This paper introduces the hardware optimization design of AES encryption chip. and discusses the application of AES encryption chip when radio frequency card equivalent realization finance CPU card standard. The results indicate that this method is very useful. |
| |
| Keywords: | AES algorithm Hardware realization FPGA Simulation Financial standard Smart card |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
