首页 | 本学科首页   官方微博 | 高级检索  
     检索      

软件流水中隐藏存储延迟的方法
引用本文:刘利,李文龙,陈彧,李胜梅,汤志忠.软件流水中隐藏存储延迟的方法[J].软件学报,2005,16(10):1833-1841.
作者姓名:刘利  李文龙  陈彧  李胜梅  汤志忠
作者单位:1. 清华大学,计算机科学与技术系,北京,100084
2. Intel中国研究中心,编译组,北京,100080
基金项目:Supported by the National Natural Science Foundation of China under Grant No.60573100(国家自然科学基金)
摘    要:软件流水是一种重要的指令调度技术,它通过同时执行来自不同循环体的指令来加快循环的执行速度.随着处理机运行速度的逐渐提高,存储访问延迟成为性能提高的瓶颈.为了减轻存储系统影响,软件流水结合了一些存储优化技术,通过隐藏存储延迟来提高性能.提出了一种延迟可预测的模调度算法(foresighted latencymodulo scheduling,简称FLMS),它根据循环的特点来确定load指令延迟.实验结果表明,FLMS算法减少了阻塞时间,提高了程序性能.

关 键 词:软件流水  模调度  存储延迟  FLMS(foresightedlatency  modulo  scheduling)
收稿时间:09 30 2004 12:00AM
修稿时间:6/2/2005 12:00:00 AM

Hiding Memory Access Latency in Software Pipelining
LIU Li,LI Wen-Long,CHEN Yu,LI Sheng-Mei and TANG Zhi-Zhong.Hiding Memory Access Latency in Software Pipelining[J].Journal of Software,2005,16(10):1833-1841.
Authors:LIU Li  LI Wen-Long  CHEN Yu  LI Sheng-Mei and TANG Zhi-Zhong
Institution:1 Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China; 2 Compiler Group, Intel China Research Center, Beijing 100080, China
Abstract:Software pipelining tries to improve the performance of a loop by overlapping the execution of several successive iterations. As processor gets much higher speed, the memory access latency becomes a bottleneck that restricts higher performance. Software pipelining has been combined with several memory optimization technologies for higher performance by hiding memory access latency. This paper presents a foresighted latency modulo scheduling (FLMS) algorithm which determines the latency of load instructions according to the feature of the loop. Experimental results show that FLMS decreases the stall time and improves the performance of programs.
Keywords:software pipeline  modulo scheduling  memory access latency  FLMS (foresighted latency modulo scheduling)
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《软件学报》浏览原始摘要信息
点击此处可从《软件学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号