首页 | 本学科首页   官方微博 | 高级检索  
     

面向高级综合验证的数据流图提取技术研究
引用本文:许庆平,刘明业,宋瀚涛.面向高级综合验证的数据流图提取技术研究[J].软件学报,1999,10(5):508-510.
作者姓名:许庆平  刘明业  宋瀚涛
作者单位:北京理工大学计算机科学工程系,北京,100081
基金项目:本文研究得到国家自然科学基金和国防预研基金资助.
摘    要:该文主要讨论高级综合系统RTL(register transfer level)级综合结果正确性验证策略的确 定及验证系统设计中DFG(data flow graph)逆向获取算法的设计与实现.算法主要包括4个处 理阶段:FSM(finite state machine)动态分析及控制输出获取;FSM当前状态下数据通道有 效元件分析;数据通道结构到DFG操作结点转换;DFG结点间数据依赖关系分析、共享寄存器 变量分离及有向边的形成.

关 键 词:高级综合  硬件设计验证
收稿时间:1997/12/1 0:00:00
修稿时间:1998/5/19 0:00:00

Research on Data Flow Graph Extracting Technology for Verificat ion of High Level Synthesis Correctness
XU Qing-ping,LIU Ming-ye and SONG Han-tao.Research on Data Flow Graph Extracting Technology for Verificat ion of High Level Synthesis Correctness[J].Journal of Software,1999,10(5):508-510.
Authors:XU Qing-ping  LIU Ming-ye and SONG Han-tao
Affiliation:Department of Computer Science and Engineering Beijing Institute of Technology Beijing 100081
Abstract:To verify the correctness of the RTL(register transfer level) result got from th e high level synthesis, an algorithm of DFG(data flow graph) invert extracting i s designed and realized in this paper. Four sections are included in this algori thm: analyze FSM(finite state machine) dynamically and obtain control signal; se arch the active component for current states of FSM and convert the operate note of DFG from the structure of data path; analyze the relationship between the no tes of DFG, separate the variables sharing the same register.
Keywords:High level synthesis  hardware design verification  
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《软件学报》浏览原始摘要信息
点击此处可从《软件学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号