首页 | 本学科首页   官方微博 | 高级检索  
     

片上多核处理器存储一致性验证
引用本文:王朋宇,陈云霁,沈海华,陈天石,张珩.片上多核处理器存储一致性验证[J].软件学报,2010,21(4):863-874.
作者姓名:王朋宇  陈云霁  沈海华  陈天石  张珩
作者单位:1. 中国科学院,计算技术研究所,计算机系统结构重点实验室,北京,100190;中国科学院,研究生院,北京,100049
2. 中国科学院,计算技术研究所,计算机系统结构重点实验室,北京,100190
3. 中国科学技术大学,计算机科学技术系,安徽,合肥,230027
基金项目:Supported by the National Natural Science Foundation of China under Grant Nos.60603049, 60673146, 60736012, 60721061 (国家自然科学基金); the National High-Tech Research and Development Plan of China under Grant Nos.2007AA01Z112, 2008AA110901, 2007AA01Z114 (国家高技术研究发展计划(863)); the National Basic Research Program of China under Grant No.2005CB321600 (国家重点基础研究发展计划(973))
摘    要:存储一致性验证是片上多核处理器功能验证的重要部分.由于验证并行程序的执行结果是否符合存储一致性模型理论上是NP难问题,现有的验证方法中只能采用一些时间复杂度大于O(n3)的不完全方法.发现在支持写原子性的多处理器系统中,两条执行时间不重叠的操作之间存在确定的时间序.通过引入时间序的概念,设计并实现了一种线性时间复杂度的存储一致性验证工具LCHECK.LCHECK利用时间序将验证局部化,使得在表示程序执行结果的有向图中,序关系边的推导和正确性检测都被限定在有限范围内.与现有其他方法相比,LCHECK时间复杂度低,对程序长度和访存地址数没有限制,因此验证效率更高.作为国产片上多核处理器龙芯3号的重要验证工具, LCHECK发现了一些存储系统的设计错误.

关 键 词:存储一致性模型  验证  时间序  片上多核处理器  缓存一致性
收稿时间:2008/12/10 0:00:00
修稿时间:2009/7/23 0:00:00

Memory Consistency Verification of Chip Multi-Processor
WANG Peng-Yu,CHEN Yun-Ji,SHEN Hai-Hu,CHEN Tian-Shi and ZHANG Heng.Memory Consistency Verification of Chip Multi-Processor[J].Journal of Software,2010,21(4):863-874.
Authors:WANG Peng-Yu  CHEN Yun-Ji  SHEN Hai-Hu  CHEN Tian-Shi and ZHANG Heng
Affiliation:WANG Peng-Yu1,2,CHEN Yun-Ji1,SHEN Hai-Hua1,CHEN Tian-Shi3,ZHANG Heng1 1(Key Laboratory of Computer System , Architecture,Institute of Computing Technology,The Chinese Academy of Sciences,Beijing 100190,China) 2(Graduate University,Beijing 100049,China)3(Department of Computer Science , Technology,University of Science , Technology of China,Hefei 230027,China)
Abstract:Memory consistency verification is an important part of functional validation of CMP (chip multi- processor). Since checking an execution of a parallel program against a memory consistency model is known to be an NP-hard problem, in practice, incomplete verification methods with higher than O(n3) time complexity are used to deal with memory consistency verification. In this paper, a linear time complexity memory consistency verification tool LCHECK is introduced. In the multi-processor system which supports store atomicity, there must be a time order between two operations with disjoint execution periods: The former operation in time order must be observed by the latter operation. LCHECK localizes memory consistency verification based on time order. It infers edges of orders and checks correctness in bounded operations. LCHECK is used in the verification of an industrial CMP, Godson-3, and finds many bugs of memory subsystem of Godson-3.
Keywords:memory consistency model  verification  time order  chip multi-processor  cache coherence
本文献已被 CNKI 万方数据 等数据库收录!
点击此处可从《软件学报》浏览原始摘要信息
点击此处可从《软件学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号