| 二层非耦合汉明联想存储器的分析及实现 |
| |
| 引用本文： | 黄可望,朱嘉钢.二层非耦合汉明联想存储器的分析及实现[J].微处理机,2005,26(5):60-62,65. |
| |
| 作者姓名： | 黄可望 朱嘉钢 |
| |
| 作者单位： | 1. 无锡职业技术学院,无锡,214000
2. 江南大学信息工程学院,无锡,214000 |
| |
| 摘 要： | 二层非耦合汉明联想存储器是一种新型的联想存储器.它既具有基本汉明联想存储器容量大,容错性好的优点,同时又克服了基本汉明联想存储器回收慢,硬件难以实现的缺点.整个二层非耦合汉明联想存储器的硬件实现是基于FPGA的设计.它的非耦合结构使得硬件得以实现,并提高了执行效率,本文就上述讨论进行了分析,并给出了具体实现.
|
| 关 键 词： | 二层非耦合汉明联想存储器 汉明距 硬件实现 |
| 文章编号： | 1002-2279（2005）05-0060-03 |
| 收稿时间： | 2004-12-15 |
| 修稿时间： | 2004-12-15 |
Analysis of a Two-level Decoupled Hamming Associative Memory and Implementation about it |
| |
| HUANG Ke-wang,ZHU Jia-gang.Analysis of a Two-level Decoupled Hamming Associative Memory and Implementation about it[J].Microprocessors,2005,26(5):60-62,65. |
| |
| Authors: | HUANG Ke-wang ZHU Jia-gang |
| |
| Affiliation: | 1. Wuxi Institute of Technology, Wuxi 214000, China; 2. School of Information Engineering, Southern Yangtze University, Wuxi 214000, China |
| |
| Abstract: | The two - level decoupled Hamming associative memory is ory. It is not only advantaged on capacity and error correction as same as tive memory, but also avoids its slow reclaimer and impossible hardware a new kind of associative mem- fundamental Hamming associaimplementation. Hardware implementation of the two - level decoupled Hamming associative memory is based on FPGA. And its decoupled structure make the hardware to be implemented and the execution efficiency to be improved. |
| |
| Keywords: | FPGA |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
