| 基于FPGA的机载显示系统架构设计与优化 |
| |
| 引用本文： | 吴连慧,周建江,夏伟杰,陈雅雯.基于FPGA的机载显示系统架构设计与优化[J].单片机与嵌入式系统应用,2014(8):31-34. |
| |
| 作者姓名： | 吴连慧 周建江 夏伟杰 陈雅雯 |
| |
| 作者单位： | 南京航空航天大学电子信息工程学院,南京210016 |
| |
| 摘 要： | 对基于FPGA的机载视频图形显示系统架构进行设计和优化。从实时性、BRAM资源占用和DDR3吞吐量三方面进行分析,改进帧速率提升算法来提高实时性;改进视频旋转算法来降低BRAM资源占用;改变不同模块的顺序来减少DDR3的吞吐量。比较结果表明,设计的系统架构满足性能需求,实时性能更好,BRAM资源占用降低,DDR3吞吐量降低,整体性能得到了提升。
|
| 关 键 词： | 机载显示 帧速率变换 视频旋转 吞吐量 FPGA |
Design and Optimization of Airborne Display System Architecture Based on FPGA |
| |
| Wu Lianhui,Zhou Jianjiang,Xia Weijie,Chen Yawen.Design and Optimization of Airborne Display System Architecture Based on FPGA[J].Microcontrollers & Embedded Systems,2014(8):31-34. |
| |
| Authors: | Wu Lianhui Zhou Jianjiang Xia Weijie Chen Yawen |
| |
| Affiliation: | (College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China) |
| |
| Abstract: | The architecture of airborne video and image display system based on FPGA is designed and optimized. Analyzing real-time performance, resource occupation of BRAM and throughput of DDR3, the algorithm of frame rate promotion is improved to optimize real- time performance ,the algorithm of video rotation is enhanced to reduce the resource occupation of BRAM, and the order of different modules is changed to reduce the throughput of DDR3. Comparison result shows that the designed architecture meets the performance requirements, and the optimized system has better real-time performance, lower resource occupation of BRAM, less throughput of DDR3 and better overall performance. |
| |
| Keywords: | airborne display frame rate conversion video rotation throughput FPGA |
| 本文献已被 CNKI 维普 等数据库收录！ |
|
