首页 | 本学科首页   官方微博 | 高级检索  
     

高速数字存储示波器前端电路设计
引用本文:张宇翔,王明利,吕运朋,郭敏,孙继如.高速数字存储示波器前端电路设计[J].自动化仪表,2010,31(4):65-67.
作者姓名:张宇翔  王明利  吕运朋  郭敏  孙继如
作者单位:郑州大学物理工程学院,河南,郑州,450001
摘    要:采样速率是数字存储示波器的瓶颈,它制约着数字存储示波器的发展.针对这一问题,在分析时间交叉采样方法原理的基础上,提出了一种用低速电路实现高速采样的设计思路.具体介绍了示波器的信号调理电路和高速并行ADC系统的基本原理,并详细分析了各部分硬件电路.该电路系统不仅性能好、成本低,而且采用此电路的示波器已投人生产,产品符合要求、运行稳定.

关 键 词:数字存储示波器  信号调理  高速并行A/D  时钟分配  运算放大器

Design of Front-end Circuit in High-speed Digital Storage Oscilloscope
Abstract:Sampling rate is always the bottleneck of digital storage osilloscope (DSO),and restricts the development of DSO. In order to solve the problem,on the basis of analyzing the principle of time-crossover sampling method,the design concept of using low speed circuit to achieve high-speed sampling is proposed. The signal conditioning circuit and the basic principle high-speed parallel ADC system are introduced concretely; and the hardware circuits of various parts are also given in detail. This circuitry system...
Keywords:Digital storage oscilloscope Signal conditioning High-speed parallel A/D Clock distribution Operational amplifier  
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号