首页 | 本学科首页   官方微博 | 高级检索  
     

一种适用于流水线ADC的数字校准算法的硬件实现
引用本文:郭静宜,李冬梅,刘力源,李福乐.一种适用于流水线ADC的数字校准算法的硬件实现[J].高技术通讯,2009,19(3).
作者姓名:郭静宜  李冬梅  刘力源  李福乐
作者单位:1. 清华大学电子工程系,北京,100084
2. 清华大学微电子研究所,北京,100084
摘    要:研究了一种适用于开关电容级电路结构的流水线ADC的数字后台校准算法并提出了其硬件实现方法.此算法适用于每级1.5bit和多bit的子级转换电路,实时地监控关键子级电路转换函数的特性,并从数字输出中提取校准信息,不中断正常的转换过程.文中提出的硬件实现方法通过有限状态机实现该算法,实现了各模块高效的协同工作.仿真证明用该硬件实现方法设计的校准处理系统能够有效校准电容失配和运放有限增益误差.

关 键 词:流水线ADC  数字校准  后台

The hardware realization of a digital background calibration technique for pipelined A/D converters
Guo Jingyi,Li Dongmei,Liu Liyuan,Li Fule.The hardware realization of a digital background calibration technique for pipelined A/D converters[J].High Technology Letters,2009,19(3).
Authors:Guo Jingyi  Li Dongmei  Liu Liyuan  Li Fule
Affiliation:Guo Jingyi,Li Dongmei,Liu Liyuan,Li Fule (Department of Electronic Engineering,Tsinghua university,Beijing 100084)(~* Institute of Microelectronic,Beijing 100084)
Abstract:This paper researches a digital background calibration technique for switched-capacitor CMOS pipelined analog-todigital converters (ADC) and describes its hardware implementation. It is applicable in both 1.5-bit and multi-bit pipeline stages. It can monitor the crucial substage's transfer characteristics and extracts the calibration informatiun from the digital domain without interrupting the normal conveision process. The hardware realization is implemented by the finite state machine so the effective wor...
Keywords:pipelined A/D converter  digital calibration  background  
本文献已被 CNKI 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号