首页 | 本学科首页   官方微博 | 高级检索  
相似文献
 共查询到15条相似文献,搜索用时 15 毫秒
1.
Experimental study of negative capacitance in LEDs   总被引:1,自引:0,他引:1  
Light-emitting diodes(LEDs) have been widely usedin display,light and many other fields ,and thereforethey attract more and more attentions[1].However ,themain research ontheir performance focuses on the lightemission and dc current-voltage characteristics ,the accharacteristics are seldomreported.In fact ,the study offorward ac characteristics[2]is veryi mportant to the de-vices application andtothe devices mechanisms compre-hension.In this paper ,the light emission and capaci-tance-voltage …  相似文献   

2.
The results are reported of a detailed investigation into the photoinduced changes that occur in the capacitance–voltage (CV) response of an organic metal–insulator–semiconductor (MIS) capacitor based on the organic semiconductor poly(3-hexylthiophene), P3HT. During the forward voltage sweep, the device is driven into deep depletion but stabilizes at a voltage-independent minimum capacitance, Cmin, whose value depends on photon energy, light intensity and voltage ramp rate. On reversing the voltage sweep, strong hysteresis is observed owing to a positive shift in the flatband voltage, VFB, of the device. A theoretical quasi-static model is developed in which it is assumed that electrons photogenerated in the semiconductor depletion region escape geminate recombination following the Onsager model. These electrons then drift to the P3HT/insulator interface where they become deeply trapped thus effecting a positive shift in VFB. By choosing appropriate values for the only disposable parameter in the model, an excellent fit is obtained to the experimental Cmin, from which we extract values for the zero-field quantum yield of photoelectrons in P3HT that are of similar magnitude, 10?5 to 10?3, to those previously deduced for π-conjugated polymers from photoconduction measurements. From the observed hysteresis we deduce that the interfacial electron trap density probably exceeds 1016 m?2. Evidence is presented suggesting that the ratio of free to trapped electrons at the interface depends on the insulator used for fabricating the device.  相似文献   

3.
In this work we compare simulations of SCM measurements on bevelled and micro-sectioned samples for investigating the impact of the carrier spilling effect. Simulation results are validated by experimental data obtained from dedicated samples calibrated by spreading resistance profiling. We show that 3D-based direct inversion of data measured on micro-sectioned bipolar samples results into a good quantitative agreement with the experimental spreading resistance profile in the area where carrier spilling is negligible. 2D-based simulations of bevelled bipolar samples reproduce qualitatively the measured SCM profiles. These results lead to the conclusion that also in the case of SCM, the lateral resolution in junction delineation can be improved by characterizing bevelled samples.  相似文献   

4.
A mathematical model is developed predicting the behavior of gate capacitance with the nanoscale variation of barrier thickness in AlN/GaN MOSHEMT and its effect on gate capacitances of AlInN/GaN and AlGaN/GaN MOSHEMTs through TCAD simulations is compared analytically. Al N/GaN and AlInN/GaN MOSHEMTs have an advantage of a significant decrease in gate capacitance up to 108 fF/ m2 with an increase in barrier thickness up to 10 nm as compared to conventional AlGaN/GaN MOSHEMT. This decrease in gate capacitance leads to improved RF performance and hence reduced propagation delay.  相似文献   

5.
It is well known that capacitance–voltage (CV) measurements provide a simple determination of oxide thickness, but with the scaling down of components the classical method is not appropriated any more. We have observed that for two devices with the same oxide thickness and different surfaces, the classical method is accurate for large area but it is not adapted for the small one. We present a new procedure to make an accurate electrical determination of the oxide thickness on metal-oxide-semiconductor (MOS) structures of low dimensions in U.L.S.I. technology. Our method does not require a measurement in strong accumulation. It is based on CV measurements at frequencies higher than 1 MHz associated to a non-linear optimisation of the experimental and theoretical band bending versus bias voltage curve (ΨS=f(Vg)), in the depletion mode. By this way, a corrective factor is estimated with precision in order to make an accurate determination of the oxide thickness value. We show that the frequency associated to the non-linear optimisation of ΨS=f(Vg) is function of the MOS device dimensions and is increased when the surface decreases. The experimental results obtained on low-dimension MOS structures and different oxide thickness are precise and in total agreement with those measured by ellipsometry. By using our new procedure the accuracy of oxide thickness determination is improved.  相似文献   

6.
The accuracy of the abrupt space charge edge (ASCE) approximation is studied. It is shown that the ASCE approximation is useful for exact capacitance calculations if the built-in voltage is assumed to be dependent on the space charge layer width. The classical formula
C = ?w
is not valid in this case. The new, general set of equations for capacitance calculation is derived. It can be used for an arbitrary impurity profile, and remains valid at forward bias and at any temperature.Analytical relationships for linearly graded junctions are presented. The capacitance is nearly a cube-root function of the applied voltage, as predicted by Shockley, but the value of the C?3 vs U intercept with U-axis is about 14kT3q lower than the value obtained from the classical theory.The set of equations described in the paper can be easily solved numerically for an arbitrary impurity profile. The results of calculations for real diffused junctions are presented and compared with experiment. Some of the discrepancies between theoretical and experimental results, recently reported by Van Overstraeten and Nuyts, are explained.  相似文献   

7.
A simple method based on capacitance–voltage (CV) measurements is reported to determine the interface energy level alignment at the junction of 15 mol% Cs2CO3 doped 4,7-diphenyl-1,10-phenanthroline (BPhen) and 1,4,5,8,9,11-hexaazatriphenylene hexacarbonitrile (HATCN) fabricated under high vacuum. The junction properties, such as the depletion layer thickness, built-in potentials and vacuum level shift were calculated with simple Mott–Schottky and Poisson’s equations with the boundary condition of a continuous electric flux density using the information from the CV data. The interface energy level alignment determined by this method is well matched with the one determined using the in situ ultraviolet photoemission spectroscopy (UPS) and X-ray photoemission spectroscopy (XPS) experiments performed under ultra-high vacuum. This method can be applied to other semiconductor junctions such as the organic pn homojunctions and heterojunctions with known energy levels, as long as the metal/semiconductor contact is Ohmic without referring to the photoemission spectroscopies. Moreover, the energy level alignment determined by the CV measurement gives a more realistic result since the films for the measurements are formed under high vacuum which is a normal device fabrication environment rather than under ultra high vacuum.  相似文献   

8.
This study introduces a novel method to measure C(V) characteristics of local MOS structures based on scanning probe microscopy (SPM) techniques. The new method operates in intermittent-contact (IC) mode and combines both the advantages of contact mode C(V) spectroscopy and intermittent-contact scanning capacitance microscopy. As a consequence, on the one hand dopant concentration and dopant type can be indicated simultaneously, on the other hand tip wear is reduced significantly.  相似文献   

9.
The sensitivity of classical n +/n GaAs and AlGaN/GaN structures with a 2D electron gas (HEMT) and field-effect transistors based on these structures to γ-neutron exposure is studied. The levels of their radiation hardness were determined. A method for experimental study of the structures on the basis of a differential analysis of their current–voltage characteristics is developed. This method makes it possible to determine the structure of the layers in which radiation-induced defects accumulate. A procedure taking into account changes in the plate area of the experimentally measured barrier-contact capacitance associated with the emergence of clusters of radiation-induced defects that form dielectric inclusions in the 2D-electron-gas layer is presented for the first time.  相似文献   

10.
The formation of interface and border states in metal–oxide–semiconductor structures associated with the generation of embedded germanium nanocrystals in 20 nm SiO2-layers by means of ion implantation and a subsequent annealing was examined. Deep level transient spectroscopy and related time-domain techniques were applied in order to study the charge trapping and emission at the Si–SiO2 interface. A significant dependence of the interface state density Dit on the conditions of the cluster generation was found. Any Ge-implanted sample features a pronounced level at about 0.31 eV above the valence band edge and a concentration above 1013 cm?2 eV?1, likely related to a Pb-center. A systematic variation of the filling pulse parameters was utilized in order to separate the response of fast and slow states, and to substantiate the existence of border traps located in the vicinity of the Si–SiO2 interface. The role of interface and border traps for the relaxation of the trapped charge in the nanocrystals is illustrated.  相似文献   

11.
The current dependence of differential capacitance of germanium p +-p junctions with the p-region resistivity of 45, 30, and 10 Ω cm is investigated in the temperature range of 290–350 K. It is shown that the current dependence of the p +-p-junction capacitance varies with an increasing junction temperature. At the temperature of 290 K, the capacitance decreases with an increasing reverse current, changes sign from positive to negative, and increases with the forward current. At 330 K, the capacitance decreases to the lowest positive value with an increasing reverse current and changes sign to negative with increasing the forward current. At 310 K, the p +-p-junction capacitance can change the sign from positive to negative with increasing the forward and reverse current. It is assumed that the positive and negative p +-p-junction capacitance is caused by the change in the junction-region charge by the external voltage.  相似文献   

12.
Based on current voltage (I-Vg) and capacitance voltage (C-Vg) measurements, a reliable procedure is proposed to determine the effective surface potential Vd.Vg/ in Schottky diodes. In the framework of thermionic emission, our analysis includes both the effect of the series resistance and the ideality factor, even voltage dependent. This technique is applied to n-type indium phosphide (n-InP) Schottky diodes with and without an interfacial layer and allows us to provide an interpretation of the observed peak on the C-Vg measurements. The study clearly shows that the depletion width and the flat band barrier height deduced from C-Vg, which are important parameters directly related to the surface potential in the semiconductor, should be estimated within our approach to obtain more reliable information.  相似文献   

13.
《Solid-state electronics》1986,29(10):1099-1106
The partition of the applied voltage between both sides of an n-AlGaAs/n-GaAs heterojunction is calculated, considering energy subband quantization in the very narrow triangular-like well in the GaAs and is used to calculate the thermionic current and the heterojunction capacitance as functions of the applied voltage. Comparison with classical calculations shows a difference of a few orders of magnitude in the current, especially in reverse bias, and a small difference in capacitance. By applying the model to self capacitance measured on heterojunction devices bounded with ohmic contacts on both sides, it is also shown how to obtain such parameters as conduction band discontinuity, doping in the AlGaAs, average distance of 2-D electron gas from the heterojunction, and sheet concentration. Experimental results using this method are within 10% of other recent determination of ΔEc.  相似文献   

14.
In this work, we have systematically studied the frequency dispersion of the capacitance–voltage (CV) characteristics of In0.53Ga0.47As metal–oxide-semiconductor (MOS) capacitors in accumulation region at various temperatures based on a distributed border traps model. An empirical method to evaluate the frequency and temperature dependent response of the border traps distributed along the depth from the interface into the oxide is established. While the frequency dependent response results from the dependence of the time constant of the border traps on their depths, the temperature dependent response is ascribed to the thermal activated capture cross-section of the border traps due to the phonon-related inelastic capturing process. Consequently, it is revealed that the frequency dispersion behaviors of the accumulation capacitance at different temperatures actually reflect the spatial distribution of the border traps. On this basis, we propose a methodology to extract the border trap distribution in energy and space with emphasis on analyzing the CV characteristics measured from low to high temperatures in sequence.  相似文献   

15.
The capacitance–voltage and conductance–voltage characteristics of InSb-based MIS structures are measured at different probe signal frequencies with the aim of studying the influence exerted by the technological-synthesis conditions on the capacitive properties of these structures. The influence of positive charge built into the insulator on the sample characteristics is discussed. This influence manifests itself as a sharp capacitance “switch” upon changing the polarity of a low-field (E < 106 V/cm) external signal.  相似文献   

设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号