共查询到17条相似文献,搜索用时 78 毫秒
1.
2.
3.
本文介绍了电荷俘获的原理以及直流特征分析技术对俘获电荷进行定量分析的局限性,同时介绍了脉冲I-V分析技术,其能够对具有快速瞬态充电效应(FTCE)的高k栅晶体管的本征(无俘获)性能进行特征分析. 相似文献
4.
电荷陷阱存储器(CTM)由于其分离式电荷存储原理,可以使存储器件尺寸持续小尺寸化,理论上解决了传统浮栅存储器小尺寸化瓶颈的限制。基于第一性原理,从理论上对CTM材料及相关结构进行了模拟计算,采用Material Studio软件包,对多种电荷俘获材料进行改性,引入陷阱,并对其能带、状态密度、缺陷态密度等方面展开模拟研究。为CTM实验提供了非常有效的理论依据与方法,从该角度出发研究存储器是一个全新的视角,提出可以通过陷阱态密度曲线的部分积分来确定CTM的存储窗口等衡量指标。 相似文献
5.
在silicon-oxide-nitride-oxide-silicon(SONOS)等电荷俘获型不挥发存储器中,编程操作后注入电荷的分布会对器件的读取、擦写以及可靠性带来影响.利用电荷泵方法可以有效而准确地测量出注入电荷沿沟道方向的分布.为了提高测试精度,在进行电荷泵测试时,采用固定低电平与固定高电平相结合的方法,分别对SONOS器件源端和漏端进行注入电荷分布的测试.通过测试,最终获得SONOS存储器在沟道热电子注入编程后的电子分布.电子分布的峰值区域在漏端附近,分布宽度在50nm左右. 相似文献
6.
7.
基于二维器件模拟工具,研究了一种采用栅控二极管作为写操作单元的新型平面无电容动态随机存储器.该器件由一个n型浮栅MOSFET和一个栅控二极管组成.MOSFET的p型掺杂多晶硅浮栅作为栅控二极管的p型掺杂区,同时也是电荷存储单元.写“0”操作通过正向偏置二极管实现,而写“1”操作通过反向偏置二极管,同时在控制栅上加负电压使栅控二极管工作为隧穿场效应晶体管(Tunneling FET)来实现.由于正向偏置二极管和隧穿晶体管开启时接近1μA/μm的电流密度,实现了高速写操作过程,而且该器件的制造工艺与闪烁存储器和逻辑器件的制造兼容,因此适合在片上系统(SOC)中作为嵌入式动态随机存储器使用. 相似文献
8.
9.
10.
11.
Nonvolatile Charge Injection Memory Based on Black Phosphorous 2D Nanosheets for Charge Trapping and Active Channel Layers 下载免费PDF全文
Young Tack Lee Junyeong Lee Hyunsu Ju Jung Ah Lim Yeonjin Yi Won Kook Choi Do Kyung Hwang Seongil Im 《Advanced functional materials》2016,26(31):5701-5707
2D van der Waals atomic crystal materials have great potential for use in future nanoscale electronic and optoelectronic applications owing to their unique properties such as a tunable energy band gap according to their thickness or number of layers. Recently, black phosphorous (BP) has attracted significant interest because it is a single‐component material like graphene and has high mobility, a direct band gap, and exhibits ambipolar transition behavior. This study reports on a charge injection memory field‐effect transistor on a glass substrate, where few‐layer BPs act as the active channel and charge trapping layers, and Al2O3 films grown by atomic layer deposition act as the tunneling and blocking layers. Because of the ambipolar properties of BP nanosheets, both electrons and holes are involved in the charge trapping process, resulting in bilateral threshold voltage shifts with a large memory window of 22 V. Finally, a memory circuit of a resistive‐load inverter is implemented that converts analog signals (current) to digital signals (voltage). Such a memory inverter also shows a clear memory window and distinct memory on/off switching characteristics. 相似文献
12.
The Ge/Si nanocrystals on ultra thin high-k tunnel oxide Al2O3 were fabricated to form the charge trapping memory prototype with asymmetric tunnel barriers through combining the advanced atomic layer deposition (ALD) and pulse laser deposition (PLD)techniques. Charge storage characteristics in such memory structure have been investigated using capacitance-voltage (C-V) and capacitance-time (C-t) measurements. The results prove that both the two-layered and three-layered memory structures behave relatively qualified for the multi-level cell storage. The results also demonstrate that compared to electrons, holes reach a longer retention time even with an ultra thin tunnel oxide owing to the high band offset at the valence band between Ge and Si. 相似文献
13.
Qian Zhou Boxing Wang Rui Meng Jiyu Zhou Shenkun Xie Xuning Zhang Jianqiu Wang Shengli Yue Bing Qin Huiqiong Zhou Yuan Zhang 《Advanced functional materials》2020,30(22)
Understanding the factors that limit the performance of perovskite solar cells (PSCs) can be enriched by detailed temperature (T)‐dependent studies. Based on p‐i‐n type PSCs with prototype methylammonium lead triiodide (MAPbI3) perovskite absorbers, T‐dependent photovoltaic properties are explored and negative T‐coefficients for the three device parameters (VOC, JSC, and FF) are observed within a wide low T‐range, leading to a maximum power conversion efficiency (PCE) of 21.4% with an impressive fill factor (FF) approaching 82% at 220 K. These T‐behaviors are explained by the enhanced interfacial charge transfer, reduced charge trapping with suppressed nonradiative recombination and narrowed optical bandgap at lower T. By comparing the T‐dependent device behaviors based on MAPbI3 devices containing a PASP passivation layer, enhanced PCE at room temperature is observed but different tendencies showing attenuating T‐dependencies of JSC and FF, which eventually leads to nearly T‐invariable PCEs. These results indicate that charge extraction with the utilized all‐organic charge transporting layers is not a limiting factor for low‐T device operation, meanwhile the trap passivation layer of choice can play a role in the T‐dependent photovoltaic properties and thus needs to be considered for PSCs operating in a temperature‐variable environment. 相似文献
14.
在超高真空条件下,通过脉冲激光沉积(PLD)技术制作了Er2O3/Al2O3/Si多层薄膜结构,原位条件下利用X射线光电子能谱(XPS)研究了Al2O3作为势垒层的Er2O3与Si界面的电子结构.XPS结果表明,Al2O3中Al的2p芯能级峰在低、高温退火前后没有变化;Er的4d芯能级峰来自于硅酸铒中的铒,并非全是本征氧化铒薄膜中的铒;衬底硅的芯能级峰在沉积Al2O 3时没有变化,说明Al2O3薄膜从沉积到退火不参与任何反应,与Si界面很稳定;在沉积Er2O3薄膜和退火过程中,有硅化物生成,表明Er2O3与Si的界面不太稳定,但随着Al2O3薄膜厚度的增加,其硅化物中硅的峰强减弱,含量减少,说明势垒层很好地起到了阻挡扩散的作用. 相似文献
15.
In silicon-oxide-nitride-oxide-silicon (SONOS) memory and other charge trapping memories,the charge distribution after programming operation has great impact on the device’s characteristics,such as reading,programming/erasing,and reliability.The lateral distribution of injected charges can be measured precisely using the charge pumping method.To improve the precision of the actual measurement,a combination of a constant low voltage method and a constant high voltage method is introduced during the charge pumping testing of the drain side and the source side,respectively.Finally,the electron distribution after channel hot electron programming in SONOS memory is obtained,which is close to the drain side with a width of about 50nm. 相似文献
16.