共查询到11条相似文献,搜索用时 0 毫秒
1.
《Solid-State Circuits, IEEE Journal of》2009,44(1):186-194
A 16 Gb 4-state MLC NAND flash memory augments the sustained program throughput to 34 MB/s by fully exercising all the available cells along a selected word line and by using additional performance enhancement modes. The same chip operating as an 8 Gb SLC device guarantees over 60 MB/s programming throughput. The newly introduced all bit line (ABL) architecture has multiple advantages when higher performance is targeted and it was made possible by adopting the ldquocurrent sensingrdquo (as opposed to the mainstream ldquovoltage sensingrdquo) technique. The general chip architecture is presented in contrast to a state of the art conventional circuit and a double size data buffer is found to be necessary for the maximum parallelism attained. Further conceptual changes designed to counterbalance the area increase are presented, hierarchical column architecture being of foremost importance. Optimization of other circuits, such as the charge pump, is another example. Fast data access rate is essential, and ways of boosting it are described, including a new redundancy scheme. ABL contribution to energy saving is also acknowledged. 相似文献
2.
Villa C. Vimercati D. Schippers S. Polizzi S. Scavuzzo A. Perroni M. Gaibotti M. Sali M.L. 《Solid-State Circuits, IEEE Journal of》2008,43(1):132-140
This paper describes a 1.8 V, 1 Gb 2 b/cell NOR flash memory, based on time-domain voltage-ramp reading concept and designed in a 65 nm technology. Program method, architecture and algorithm to reach 2.25 MB/s programming throughput are also presented, as well as the read concept, allowing 70 ns random access time and a 400 MB/s sustained read throughput via a DDR interface. 相似文献
3.
Takeuchi K. Kameda Y. Fujimura S. Otake H. Hosono K. Shiga H. Watanabe Y. Futatsuyama T. Shindo Y. Kojima M. Iwai M. Shirakawa M. Ichige M. Hatakeyama K. Tanaka S. Kamei T. Fu J.-Y. Cernea A. Li Y. Higashitani M. Hemink G. Sato S. Oowada K. Lee S.-C. Hayashida N. Wan J. Lutze J. Tsao S. Mofidi M. Sakurai K. Tokiwa N. Waki H. Nozawa Y. Kanazawa K. Ohshima S. 《Solid-State Circuits, IEEE Journal of》2007,42(1):219-232
A single 3.3-V only, 8-Gb NAND flash memory with the smallest chip to date, 98.8 mm2, has been successfully developed. This is the world's first integrated semiconductor chip fabricated with 56-nm CMOS technologies. The effective cell size including the select transistors is 0.0075 mum2 per bit, which is the smallest ever reported. To decrease the chip size, a very efficient floor plan with one-sided row decoder, one-sided page buffer, and one-sided pad is introduced. As a result, an excellent 70% cell area efficiency is realized. The program throughput is drastically improved to twice as large as previously reported and comparable to binary memories. The best ever 10-MB/s programming is realized by increasing the page size from 4kB to 8kB. In addition, noise cancellation circuits and the dual VDD-line scheme realize both a small die size and a fast programming. An external page copy achieves a fast 93-ms block copy, efficiently using a 1-MB block size 相似文献
4.
Kho R. Boursin D. Brox M. Gregorius P. Hoenigschmid H. Kho B. Kieser S. Kehrer D. Kuzmenka M. Moeller U. Petkov P.V. Plan M. Richter M. Russell I. Schiller K. Schneider R. Swaminathan K. Weber B. Weber J. Bormann I. Funfrock F. Gjukic M. Spirkl W. Steffens H. Weller J. Hein T. 《Solid-State Circuits, IEEE Journal of》2010,45(1):120-133
Modern graphics subsystems (gaming PCs, midhigh end graphics cards, game consoles) have reached the 2.6-2.8 Gb/s/pin regime with GDDR3/GDDR4, and experimental work has shown per pin rates up to 6 Gb/s/pin on individual test setups. In order to satisfy the continuous demand for even higher data bandwidths and increased memory densities, more advanced design techniques are required. This paper describes a 7 Gb/s/pin 1 Gb GDDR5 DRAM and the circuit design and optimization features employed to achieve these speeds. These features include: an array architecture for fast column access, a command-FIFO designed to take advantage of special training/tracking requirements of the GDDR5 interface, a boosting transmitter to increase read eye height, sampling receivers with pre-amplification and offset control, multiple regulated internal voltage (VINT = 1.3 V) domains to control on chip power noise, and a high-speed internal VINT power generator system. The memory device was fabricated in a conventional 75 nm DRAM process and characterized for a 7 Gb/s/pin data transfer rate at 1.5 V Vext. 相似文献
5.
《Solid-State Circuits, IEEE Journal of》2009,44(7):1927-1941
6.
《IEEE transactions on circuits and systems. I, Regular papers》2006,53(10):2194-2202
Data-driven dynamic logic ($D^3L$ ) uses local data instead of a global clock to maintain correct precharge and evaluation phases. Eliminating the clock from dynamic gates yields less power consumption and faster gate operation. Two 16-bit barrel shifters are implemented in a 5-V 0.6-$muhbox m$ CMOS technology: one in normal Domino logic and the other in our proposed$D^3L$ . Separate power leads are used on the chip to measure power consumption of separate sections. Post-layout simulations show that, depending on input patterns, a$D^3L$ shifter consumes 8% to 62% less power and is 29% faster than the Domino circuit. In addition, it provides an additional 9% area advantage over its Domino rival. Experimental measurements confirm post-layout simulation results, and prove the feasibility of the proposed logic. 相似文献
7.
Hernandez V.J. Wei Cong Junqiang Hu Chunxin Yang Fontaine N.K. Scott R.P. Zhi Ding Kolner B.H. Heritage J.P. Yoo S.J.B. 《Lightwave Technology, Journal of》2007,25(1):79-86
This paper demonstrates a high-performance optical-code-division-multiple-access (O-CDMA) network testbed using the spectral phase encoded time spreading (SPECTS) method. Through additional time and polarization multiplexing, a total of 32 10-Gb/s users are supported while sharing eight O-CDMA spreading codes. User detection is achieved with time gating and nonlinear thresholding to suppress the multiaccess interference of other users. Incorporation of forward error correction successfully reduces the performance loss imposed by coherent beat interference, resulting in error-free performance (BER<10-11), significant per-user power penalty reduction, and the elimination of a bit-error-rate noise floor. The testbed also applies bandwidth suppression within the encoders and decoders, yielding a 52% increase in spectral efficiency 相似文献
8.
Oki E. Yamanaka N. Ohtomo Y. Okazaki K. Kawano R. 《Solid-State Circuits, IEEE Journal of》1999,34(12):1921-1934
This paper presents the design and implementation of a scalable asynchronous transfer mode switch. We fabricated a 10-Gb/s 4×2 switch large-scale integration (LSI) that uses a new distributed contention control technique that allows the switch LSI to be expanded. The developed contention control is executed in a distributed manner at each switch LSI, and the contention control time does not depend on the number of connected switch LSI's. To increase the LSI throughput and reduce the power consumption, we used 0.25-μm CMOS/SIMOX (separation by implanted oxygen) technology, which enables us to make 221 pseudo-emitter-coupled-logic I/O pins with 1.25-Gb/s throughput. In addition, power consumption of 7 W is achieved by operating the CMOS/SIMOX gates at -2.0 V. This consumption is 36% less than that of bulk CMOS gates (11 W) at the same speed at -2.5 V. Using these switch LSI's, an 8×8 switching multichip module with 80-Gb/s throughput was fabricated with a compact size 相似文献
9.
Sato F. Tezuka H. Soda M. Hashimoto T. Suzaki T. Tatsumi T. Morikawa T. Tashiro T. 《Solid-State Circuits, IEEE Journal of》1996,31(10):1451-1457
This paper reports a 2.4 Gb/s optical terminal IC that integrates high-speed analog and digital circuits for future optical networks using 60-GHz fT self-aligned silicon-germanium (SiGe)-alloy base bipolar transistors. The selective epitaxial growth (SEG) SiGe base was formed by using cold-wall ultra-high vacuum (UHV)/CVD technology. Boron concentration reduction at the SiGe epitaxial layer/Si-substrate interface by using a new treatment prior to SEG leads to electrical characteristics with less dependence on bias voltage. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked loop (PLL), and a D-type flip-flop (D-F/F)), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. Trench isolation and silicon-on-insulator (SOI) technologies are introduced to reduce crosstalk between the amplifiers and the PLL. Power consumptions are 0.6 W at -5.2 V for the analog part and 0.45 W at -3.3 V for the digital part, which does not include the ECL output buffers 相似文献
10.
Chia-Ming Tsai 《Solid-State Circuits, IEEE Journal of》2009,44(10):2671-2677
By combining an appropriate differential-sensing scheme with the bootstrapping technique, this paper presents a self-compensated design topology which is shown to be effective at reducing the loading effects due to the photodiode and the ESD protection circuit at the differential inputs. The built-in offset creation technique is introduced to overcome voltage headroom limitation. Furthermore, the negative impedance compensation is employed to enhance the gain-bandwidth product. The IC is shown to be tolerant of ESD protection circuit with 0.5 pF equivalent capacitance at the differential inputs. While connected to an InGaAs PIN photodiode exhibiting 0.8 pF equivalent capacitance, the implemented IC has achieved a differential transimpedance gain of 3.5 kOmega and a -3 dB bandwidth of 1.72 GHz. At a data rate of 3 Gb/s, the measured dynamic range is from -20 dBm to +0 dBm at a bit-error rate of 10-12 with a 231 -1 pseudorandom test pattern. The negative impedance compensation is shown to achieve enhancement factors of 4.5 dB and 520%, respectively, for transimpedance gain and - 3 dB bandwidth. The IC totally consumes 40 mW from a 1.8 V supply. 相似文献
11.
《Electron Devices, IEEE Transactions on》2009,56(4):641-647