共查询到20条相似文献,搜索用时 15 毫秒
1.
A new scheme for achieving rail-to-rail input to an amplifier is introduced. Constant g/sub m/ and common mode removal is obtained by using a single input differential pair and tunable DC level shifters via multiple input floating gate transistors. The feedback circuitry basically fixes the common mode of the amplifier, resulting in consistent and stable operation for rail-to-rail inputs and a high common mode rejection ratio. 相似文献
2.
Ng K.A. Chan P.K. 《IEEE transactions on circuits and systems. I, Regular papers》2005,52(11):2335-2347
A new digital programmable CMOS analog front-end (AFE) IC for measuring electroencephalograph or electrocardiogram signals in a portable instrumentation design approach is presented. This includes a new high-performance rail-to-rail instrumentation amplifier (IA) dedicated to the low-power AFE IC. The measurement results have shown that the proposed biomedical AFE IC, with a die size of 4.81 mm/sup 2/, achieves a maximum stable ac gain of 10 000 V/V, input-referred noise of 0.86 /spl mu/ V/sub rms/ (0.3 Hz-150 Hz), common-mode rejection ratio of at least 115 dB (0-1 kHz), input-referred dc offset of less than 60 /spl mu/V, input common mode range from -1.5 V to 1.3 V, and current drain of 485 /spl mu/A (excluding the power dissipation of external clock oscillator) at a /spl plusmn/1.5-V supply using a standard 0.5-/spl mu/m CMOS process technology. 相似文献
3.
Ramirez-Angulo J. Sawant M.-S. Thoutam S. Lopez-Martin A.J. Carvajal R.G. 《Circuits and Systems II: Express Briefs, IEEE Transactions on》2006,53(4):289-293
A new low-voltage CMOS Class AB/AB fully differential opamp with rail-to-rail input/output swing and supply voltage lower than two V/sub GS/ drops is presented. The scheme is based on combining floating-gate transistors and Class AB input and output stages. The op amp is characterized by low static power consumption and enhanced slew-rate. Moreover the proposed opamp does not suffer from typical reliability problems related to initial charge trapped in the floating-gate devices. Simulation and experimental results in 0.5-/spl mu/m CMOS technology verify the scheme operating with /spl plusmn/0.9-V supplies and close to rail-to-rail input and output swing. 相似文献
4.
This paper describes a new circuit topology of a linear transconductor. The conventional differential pair (CDP), with a constant tail current, is linearized by an adaptive biasing scheme , and the only extra elements added to the differential pair are source followers. Compared to the CDP, the proposed circuit achieves similar speed and noise performance, but the common-mode rejection is compromised at the expense of tremendous improvement in linearity. While operating from a 1.8-V power supply in a 0.18-/spl mu/m CMOS process, the simulated variation in g/sub m/ for 1-V/sub p-p/ and 2-V/sub p-p/ differential input is 1.2% and 22%, respectively. Also, the THD performance for a 1-V/sub p-p/, 1-MHz differential sinusoidal input is -65 dB, which is about a 40-dB improvement over the CDP. 相似文献
5.
Silva-Martinez J. Adut J. Rocha-Perez J.M. Robinson M. Rokhsaz S. 《Solid-State Circuits, IEEE Journal of》2003,38(2):216-225
A full CMOS seventh-order linear phase filter based on g/sub m/-C biquads with a -3-dB frequency of 200 MHz is realized in 0.35-/spl mu/m CMOS process. The linear operational transconductance amplifier is based on complementary differential pairs in order to achieve both low-distortion figures and high-frequency operation. The common-mode feedback (CMFB) employed takes advantage of the filter architecture; incorporating the load capacitors into the CMFB loop improves further its phase margin. A very simple automatic tuning system corrects the filter deviations due to process parameter tolerances and temperature variations. The group delay ripple is less than 5% for frequencies up to 300 MHz, while the power consumption is 60 mW. The third-harmonic distortion is less than -44 dB for input signals up to 500 mV/sub pp/. The filter active area is only 900 /spl times/ 200 /spl mu/m/sup 2/. The supply voltages used are /spl plusmn/1.5 V. 相似文献
6.
为适应低压低功耗设计的应用,设计了一种超低电源电压的轨至轨CMOS运算放大器。采用N沟道差分对和共模电平偏移的P沟道差分对来实现轨至轨信号输入.。当输入信号的共模电平处于中间时,P沟道差分对的输入共模电平会由共模电平偏移电路降低,以使得P沟道差分对工作。采用对称运算放大器结构,并结合电平偏移电路来构成互补输入差分对。采用0.13μm的CMOS工艺制程,在0.6V电源电压下,HSpice模拟结果表明,带10pF电容负载时,运算放大器能实现轨至轨输入,其性能为:功耗390μw,直流增益60dB,单位增益带宽22MHz,相位裕度80°。 相似文献
7.
An 8-Gb/s receiver is demonstrated in 0.35-/spl mu/m SiGe with two on-chip 60-fF ac-coupling capacitors. These capacitors are formed by on-chip metal layers and have a breakdown voltage of at least /spl plusmn/690 V, which is the dc input range of the receiver. The receiver especially resists strong ac common-mode edges with a slew rate up to 4V/ns for enhanced EMI rejection. The self-clocked quantized feedback technique used, features uncoded data that contains long sequences of consecutive identical digits or ac-unbalanced data. The differential input sensitivity is 0.5-1.1Vpp with a supply voltage between 2.5 and 3.5 V. 相似文献
8.
Pandey P. Silva-Martinez J. Xuemei Liu 《IEEE transactions on circuits and systems. I, Regular papers》2006,53(4):811-820
A 550-MHz linear-phase low-pass continuous-time filter is described. The operational transconductance amplifier (OTA) is based on complementary differential pairs in order to achieve high-frequency operation. A common-mode feedback (CMFB) based on a Class AB amplifier with improved stability at high frequencies is introduced. Results for the stand alone OTA show a unity gain frequency of 1 GHz while the excess phase is less than 5/spl deg/. The filter is based on G/sub m/-C biquads and achieves IM3 <-40 dB for a two-tone input signal of -10 dBm each. The power consumption of the fourth-order filter is 140 mW from supply voltages of /spl plusmn/1.65 V. The chip was fabricated in a standard 0.35-/spl mu/m CMOS technology. 相似文献
9.
C.-W. Lu C.-M. Hsiao 《Electronics letters》2009,45(23):1145-1146
Presented is a 0.9 V rail-to-rail constant gm CMOS amplifier input stage consisting of complementary differential pairs and a gm control circuit. The gm control circuit eliminates the gm dead zone, which occurs in the conventional rail-to-rail amplifier with ultra-low supply voltages. The proposed amplifier input stage has a constant gm that varies by ±2.3% for rail-to-rail input common-mode levels. To verify the proposed amplifier design, an experimental prototype operational amplifier is also implemented using 0.35 mm standard CMOS technology. 相似文献
10.
Ferreira L.H.C. Pimenta T.C. Moreno R.L. 《Circuits and Systems II: Express Briefs, IEEE Transactions on》2007,54(10):843-847
An ultra-low-voltage ultra-low-power CMOS Miller operational transconductance amplifier (OTA) with rail-to-rail input/output swing is presented. The topology is based on combining bulk-driven differential pair and dc level shifters, with the transistors work in weak inversion. The improved Miller OTA has been successfully verified in a standard 0.35-mum CMOS process. Experimental results have confirmed that, at a minimum supply voltage of 600 mV, lower than the threshold voltage, the topology presents almost rail-to-rail input and output swings and consumes only 550 nW. 相似文献
11.
Carrillo J.M. Duque-Carrillo J.F. Torelli G. Ausin J.L. 《Solid-State Circuits, IEEE Journal of》2003,38(8):1364-1372
This paper introduces a general-purpose low-voltage rail-to-rail input stage suitable for analog and mixed-signal applications. The proposed circuit provides, simultaneously, constant small-signal and large-signal behaviors over the entire input common-mode voltage range, while imposing no appreciable constraint for high-frequency operation. In addition, the accuracy of the circuit does not rely on any strict matching of the devices, unlike most of the traditional approaches based on complementary input pairs, which need to compensate for the difference in mobility between electrons and holes with the transistor aspect ratios. Also, the technique is compatible with deep submicrometer CMOS devices, where the familiar voltage-to-current square law in saturation is not completely satisfied. Based on the proposed input stage, a transconductor with rail-to-rail input common-mode range and an input/output rail-to-rail operational amplifier were developed. Both cells were designed to operate with a 3-V single supply and fabricated in standard 0.8-/spl mu/m CMOS technology. Experimental results are provided. 相似文献
12.
Mingdeng Chen Silva-Martinez J. Rokhsaz S. Robinson M. 《Solid-State Circuits, IEEE Journal of》2003,38(10):1745-1749
A CMOS 80-200-MHz fourth-order continuous-time 0.05/spl deg/ equiripple linear phase filter with an automatic frequency tuning system is presented. An operational transconductance amplifier based on transistors operating in triode region is used and a circuit that combines common-mode feedback, common-mode feedforward, and adaptive bias is introduced. The chip was fabricated in a 0.35-/spl mu/m process; filter experimental results have shown a total harmonic distortion less than -44 dB for a 2-V/sub pp/ differential input with a single 2.3-V power supply. The group delay ripple is less than 4% for frequencies up to 1.5 f/sub c/. The frequency tuning error is below 5%. 相似文献
13.
A new low-voltage pseudo-differential CMOS transconductor using transistors in the saturation region is presented. It keeps the input common-mode voltage constant, while its transconductance is easily tunable through a DC voltage preserving linearity for a moderate range of G/sub m/ values. Post-layout results for a 2.7 V-0.5 /spl mu/m CMOS design dissipating less than 1.5 mW show a 1:2 G/sub m/ tuning range with an almost constant bandwidth over 600 MHz. Total harmonic distortion figures are below -60 dB over the whole range at 10 MHz up to a 100 /spl mu/A/sub p-p/ differential output. 相似文献
14.
《Solid-State Circuits, IEEE Journal of》1981,16(6):661-668
Describes the development of a threshold implanted BiMOS amplifier IC optimized for 2-5 V operation at a supply current of 300 /spl mu/A. A nonlinear operational transconductance amplifier (OTA) buffer having on-chip feedback provides a low-impedance rail-to-rail output, and a bulk-modulated PMOS input pair extends the common-mode range. Protective-network bootstrapping makes possible subpicoampere input-bias currents below 85/spl deg/C, and improved offset stability is achieved by the choice of threshold-level stage currents. Amplifier design is straightforward and readily applied from `micropower' to `broad-band' operating ranges. The combination of these features has produced a unique high-performance integrated circuit. 相似文献
15.
设计了一种新颖的恒跨导轨对轨CMOS运算放大器结构。输入级采用轨对轨的结构,在输入级采用4个虚拟差分对管来对输入差分对的电流进行限制,使运放的输入级跨导在工作范围内保持恒定。输出级采用前馈式AB类输出结构,以使输出达到全摆幅。仿真结果显示,在5 V电源电压和带有10 pF电容与10 kΩ电阻并联的负载下,该运放在共模输入范围内实现了恒跨导,在整个共模输入范围内跨导变化率仅为3%,输出摆幅也达到了轨对轨全摆幅,运放的开环增益为108.5 dB,增益带宽积为26.7 MHz,相位裕度为76.3°。 相似文献
16.
This paper introduces a new fully differential low-voltage rail-to-rail input stage structure, which possesses a constant
small- and large-signal behavior over the entire input common-mode range, and is suitable for low supply voltage applications
in deep-submicron technologies. The proposed input stage is fabricated with two different opamp architectures in pure digital
0.12 μm CMOS technology for experimental verification. At ±0.5 V supply, the small-signal behavior variation is 5.45% across
the supply rail. The large-signal behavior is constant at different input common-mode levels. The maximum current needed for
the signal behavior regulation is only 90 μA. 相似文献
17.
Chih-Wen Lu Kuo-Jen Hsu 《Solid-State Circuits, IEEE Journal of》2004,39(8):1313-1320
A high-speed rail-to-rail low-power column driver for active matrix liquid crystal display application is proposed. An inversion controller is attached to a typical column driver for rail-to-rail operation. Two high-speed complementary differential buffer amplifiers are proposed to drive a pair of column lines and to realize a rail-to-rail and high-speed drive. The output buffer amplifier achieves a large driving capability by employing a simple comparator to sense the transients of the input to turn on an auxiliary driving transistor, which is statically off in the stable state. This increases the speed without increasing static power consumption. The experimental prototype 6-bit column driver implemented in a 0.35-/spl mu/m CMOS technology demonstrates that the driver exhibits the maximum settling times of 1.2 /spl mu/s and 1.4 /spl mu/s for rising and falling edges with a dot inversion under a 680-pF capacitance load. The static current consumptions are 4.7 and 4.2 /spl mu/A for pMOS input buffers and nMOS input buffers, respectively. The values of the differential nonlinearity (DNL) and integral nonlinearity (INL) are less than 1/2 LSB. 相似文献
18.
Santiesteban R.S. Abeln G.C. Beatty T.E. Rodriguez O. 《Semiconductor Manufacturing, IEEE Transactions on》2003,16(4):653-655
Sensitivity of critical transistor parameters to halo implant tilt angle for 0.14-/spl mu/m CMOS devices was investigated. V/sub th/ sensitivity was found to be 3% per tilt degree. A tilt angle mismatch between two serial ion implanters used in manufacturing was detected by tracking V/sub th/ performance for 0.14-/spl mu/m production lots. Even though individual implanters may be within tool specifications for tilt angle control (/spl plusmn/0.5/spl deg/ for our specific tool type), the relative mismatch could be as large as 1/spl deg/, and therefore, result in a V/sub th/ mismatch of over 3% from nominal. The V/sub th/ mismatch results are in qualitative agreement with simulation results using SUPREM and MEDICI software. 相似文献
19.
Mohieldin A.N. Sanchez-Sinencio E. Silva-Martinez J. 《Solid-State Circuits, IEEE Journal of》2003,38(4):663-668
A pseudo-differential fully balanced fully symmetric CMOS operational transconductance amplifier (OTA) architecture with inherent common-mode detection is proposed. Through judicious arrangement, the common-mode feedback circuit can be economically implemented. The OTA achieves a third harmonic distortion of -43 dB for 900 mV/sub pp/ at 30 MHz. The OTA, fabricated in 0.5-/spl mu/m CMOS process, is used to design a 100-MHz fourth-order linear phase filter. The measured filter's group delay ripple is 3% for frequencies up to 100 MHz, and the measured dynamic range is 45 dB for a total harmonic distortion of -46 dB. The filter consumes 42.9 mW per complex pole pair while operating from a /spl plusmn/1.65-V power supply. 相似文献
20.
Chih-Wen Lu 《Solid-State Circuits, IEEE Journal of》2004,39(11):1938-1947
A high-speed driving scheme and a compact high-speed low-power rail-to-rail class-B buffer amplifier, which are suitable for small- and large-size liquid crystal display applications, are proposed. The driving scheme incorporates two output driving stages in which the output of the first output driving stage is connected to the inverting input and that of the second driving stage is connected to the capacitive load. A compensation resistor is connected between the two output stages for stability. The second output stage is used to improve the slew rate and the settling time. The buffer draws little current while static but has a large driving capability while transient. The circuit achieves the large driving capability by employing simple comparators to sense the transients of the input to turn on the output stages, which are statically off in the stable state. This increases the speed of the circuit without increasing static power consumption too much. A rail-to-rail folded-cascode differential amplifier is used to amplify the input signal difference and supply the bias voltages for the second stage. An experimental prototype output buffer implemented in a 0.35-/spl mu/m CMOS technology demonstrates that the circuit draws only 7-/spl mu/A static current and exhibits the settling times of 2.7 /spl mu/s for rising and 2.9 /spl mu/s for falling edges for a voltage swing of 3.3 V under a 600-pF capacitance load with a power supply of 3.3 V. The active area of this buffer is only 46.5/spl times/57/spl mu/m/sup 2/. 相似文献