共查询到19条相似文献,搜索用时 78 毫秒
1.
针对短沟道晶体管数学模型高复杂度问题,文章提出了一种适用于刻画短沟道晶体管模型的gm/Id方法.该方法主要通过建立电路指标与晶体管尺寸的关系来优化电路性能.采用gm/Id方法设计了一种低功耗、低噪声和宽带宽的2.5 Gbit/s跨阻放大器,并进行了版图后仿真,仿真结果表明,当光电二极管电容为250 fF、跨阻放大器的低... 相似文献
2.
3.
文章设计了一种1.8-VRail-to-RailCMOS运算放大器。采用电平移位控制的互补差分输入级,实现了Rail-to-Rail的共模输入范围;由偏置在AB类的电流驱动的共源放大器构成输出级;为了能够处理宽的电平范围和得到足够的放大倍数,使用折叠式共源共栅结构作为前级放大。用CadenceSpectre仿真器,1.8V单电源供电,TSMC0.25-混合信号模型仿真,直流增益为80.18dB,相位裕度为65°,功耗336W。整个电路结构简单紧凑,适合于低电压应用。 相似文献
4.
5.
基于CSMC 0.6 μm标准CMOS工艺,实现了一种电源自适应Rail-to-Rail CMOS运算放大器,其输入级从原理上变“被动地“适应低电压为“主动地“要求低电压.当外部电源电压在2.1V到3.2 V变化时,内部电源电压稳定在1.68 V,最大偏差为5.4%.这样,内部电源电压自适应地稳定在“相交条件“,实现了输入级的跨导Gm为常数:在整个共模(CM)电压变化范围内,输入级跨导的最大变化为9%.Rail-to-rail输出级用两个折叠网格和AB类反馈控制结构实现,使输出级的最低电源电压降到Vgs 2Vds,并使输出静态电流最小. 相似文献
6.
介绍了一种基于双极工艺的高速宽带运算放大器的设计,从电路结构方面详细论述了电路的宽带设计、高速设计等设计思路,将该电路通过计算机模拟,给出了仿真和测试结果.经过投片验证,设计出的运算放大器满足预期指标,取得了比较满意的结果.该电路在视频放大器、有源滤波器、高速数据转换器等电子系统中有着广泛的应用前景. 相似文献
7.
8.
介绍了一种高性能Foldcd-Cascode运放的电路结构,它具有先进的偏置电源结构以调节输出动态幅度、动态开关电容反馈电路用于控制运放输出端的稳定性、合理地关断电路以降低电路非工作时的功耗等特点.运用HSPICE对电路进行了模拟,并给出了结果. 相似文献
9.
10.
11.
12.
Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial 总被引:1,自引:0,他引:1
G. Palmisano G. Palumbo S. Pennisi 《Analog Integrated Circuits and Signal Processing》2001,27(3):177-187
This paper deals with well-defined designcriteria for two-stage CMOS transconductance operational amplifiers. A novel and simple designprocedure is presented, which allows electricalparameters to be univocally related to the value ofeach circuit element and biasing value. Unlikeprevious methods, the proposed one is suited for apencil-and-paper design and yields accurateperformance optimization without introducingunnecessary circuit constraints. Bandwidthoptimization strategies are also discussed. SPICE simulations based on the proposed procedures aregiven which closely agree the expected results. 相似文献
13.
We propose in this paper a tunable second order band-pass filter based on two CMOS current feedback operational amplifiers
(CFOAs). The CFOA includes a novel offset compensation technique. A digital building block is implemented in the proposed
band-pass filter to tune its central frequency. An important feature of the adopted tuning procedure is the ability to tune
the filter without affecting other characteristics such as gain, phase and quality factor. The band-pass filter topology is
validated with a configuration where the central frequency is tuned from 60 MHz to 95 MHz with frequency steps of 5 MHz. Measurements
of the offset-compensated CFOA are promising, and simulation results of the CFOA-based band-pass filter using the 0.18 μ m
CMOS process confirm our theoretical analysis. 相似文献
14.
15.
Oscillation-Test Technique for CMOS Operational Amplifiers by Monitoring Supply Current 总被引:2,自引:0,他引:2
J. Font J. Ginard E. Isern M. Roca J. Segura E. García 《Analog Integrated Circuits and Signal Processing》2002,33(2):213-224
A comparison of the merits and possibilities of considering the output voltage and the negative supply current as test observables when using the Oscillation-test technique is carried out. The method is applied to CMOS opamps considering an exhaustive analysis of catastrophic defects (opens, shorts), GOS and floating gates using HSPICE. We analyze deviations in both frequency and signal amplitude of each observable comparing their sensitivity to defects. Results show that the supply current peak value provides the highest defect coverage for a single opamp oscillator, while the oscillating frequency provides the highest fault coverage for a double opamp oscillator. 相似文献
16.
17.
18.
传统折叠式共源共栅放大器的人工设计流程只能得到近似的设计结果,优化方法获得的结果较好,但需耗费大量计算。文中针对这类放大器,给出了一种准确设计方法。通过SPICE仿真弥补传统设计流程各性能指标解析近似产生的误差,同时采用基于BSIM模型的器件尺寸计算,反复执行这一设计流程,消除了传统设计过程存在的误差,得到准确的设计结果。文中所提方法相较于传统人工方法更精确,避免了设计时的反复调试;与优化方法相比,虽仍要通过一个迭代过程,但因收敛较快,故计算量较小。文中以0.18μm与90 nm实际工艺库下的电路设计为例,给出了仿真设计结果,证明了所提方法的正确性与有效性。 相似文献
19.
本文描述了一个共源共栅差分输入级、电流镜偏置输出级结构的两级CMOS运放,它对常规运放的电源电压抑制比、增益、输出驱动能力、噪声、失调等有显著的改善。文中对运放的工作原理及设计技术等进行了详细的叙述,并采用标准CMOS工艺进行了投片试制和采用SPICE进行了电路模拟。结果令人满意,达到了设计指标,证明了设计理论的正确性。该运放已成功地应用于开关电容滤波器芯片的制造。 相似文献