共查询到20条相似文献,搜索用时 15 毫秒
1.
Multiple-scrolls chaotic attractor and circuit implementation 总被引:2,自引:0,他引:2
Qingdu Li Xiao-Song Yang Fangyan Yang 《Electronics letters》2003,39(18):1306-1307
A three-dimensional continuous time system to generate a multiple-scrolls chaotic attractor is presented. This system is simple, while exhibiting more complex dynamics. In addition, the remarkable feature of this system is that the implementation circuit consists only of opamps and capacitors with resistors, which makes it more applicable from a practical engineering perspective. 相似文献
2.
3.
4.
n-scroll chaos generators: a simple circuit model 总被引:4,自引:0,他引:4
n-scroll attractors which are generated from a generalised and simple circuit model are presented. The nonlinear characteristics can be systematically designed by adding comparators. A 5-scroll attractor circuit realisation is shown, which has been experimentally verified using current feedback opamps 相似文献
5.
Jinhu Lu Guanrong Chen Xinghuo Yu Leung H. 《IEEE transactions on circuits and systems. I, Regular papers》2004,51(12):2476-2490
This paper initiates a saturated function series approach for chaos generation. The systematic saturated function series methodology developed here can create multiscroll chaotic attractors from a three-dimensional (3D) linear autonomous system with a simple saturated function series controller, including one-directional n-scroll, two-directional n/spl times/m-grid scroll, and 3-D n/spl times/m/spl times/l-grid scroll chaotic attractors. The dynamical behaviors and chaos generation mechanism of multiscroll systems are further investigated by analyzing the system trajectories. In particular, a two-dimensional (2D) Poincare/spl acute/ return map is rigorously derived for verifying the chaotic behaviors of the double-scroll chaotic attractor, which is a basic generator of various multiscroll chaotic attractors investigated in the paper. 相似文献
6.
7.
《Electronics letters》2003,39(23):8
A new circuit design for generating n-scroll chaotic oscillators using a linear second-order unstable system with double-hysteresis series is proposed. The hysteresis series is realised by building blocks. With this proposed scheme, the n-scroll chaotic attractors can be easily generated along the directions of the system state variables 相似文献
8.
9.
10.
鲁池梅 《太赫兹科学与电子信息学报》2011,9(2):229-233
一个四翼混沌吸引子通过引入了两个线性反馈控制量构成一个新的四维四翼混沌系统,吸引子更加稳定、可靠,易于电路实现。文章分析了该四维四翼混沌系统的基本特性,并为实现该新系统设计了一个模拟电路,实验结果表明:数值仿真和电路实现具有很好的一致性。该系统有利于保密通信等基于混沌的实际应用。 相似文献
11.
12.
In this paper, a new five-dimensional fractional-order chaotic system based on two nonlinear functions is constructed. The rich dynamical behaviors of the system are analyzed by phase diagram, bifurcation diagram and Lyapunov exponents spectrum. In addition, the complexity of the fractional-order system is analyzed through Spectral Entropy (SE) and Permutation Entropy (PE) algorithms. Meanwhile the phenomenon of coexisting infinite attractors is analyzed. Of particular concern is that the phenomenon of multi-state transition and intermittent oscillation chaos is found in this new chaotic system. Furthermore, the system is implemented on the DSP platform. To the best of the knowledge, these rich dynamical characteristics and complicated phenomena are of great reference value in chaotic image encryption and other fields. 相似文献
13.
14.
基于经典蔡氏混沌振荡电路,利用2个磁控光滑忆阻器以及电容、电感设计了一种新的五阶混沌振荡电路。讨论了平衡点稳定性,分析了相图、Lyapunov指数和分岔图。此双忆阻混沌电路具有复杂的动力学行为,运动轨迹依赖于电路参数和电路初始状态;从能量的角度探索了奇异吸引子,结果表明系统存在不同吸引子共存的多稳态现象。用PSpice进行了电路设计,验证了Matlab理论仿真正确性和电路设计的可实现性。 相似文献
15.
根据I2C总线和SPI总线协议设计并实现了一种兼容I2C和SPI总线协议的从机同步串行接口电路。基于在传感器中的应用,介绍了该接口电路的整体结构和模块划分、时序、Verilog-HDL设计与实现,并给出了整个电路的仿真结果。验证结果表明,该接口电路可以实现与主机之间基于I2C总线和SPI总线的数据发送与接收,可满足物联网中传感器系统的通信需求。 相似文献
16.
本文介绍了抗辐射加固SOI-SRAM基FPGA编程电路的设计与实现。该电路完成FPGA配置数据的下载与回读。该编程电路采用编程点直接寻址的方式,相对典型的移位寄存器链寻址方式不仅能够节约面积开销而且可以提供更为灵活的配置选择。通过对本电路提出的部分配置控制寄存器的配置,该编程电路可以实现的最小配置单元仅包含1位数据,FPGA更为灵活的部分重配置功能得以方便实现。层次化的仿真策略,对关键路径的优化及精密的版图布局保证了该电路的性能。此外对编程点进行了抗辐射加固设计。该电路在基于0.5μm部分耗尽SOI工艺SRAM基的FPGA中实现。功能测试结果表明, 该编程电路成功实现FPGA配置数据的下载与回读,且抗辐照实验结果表明,抗总剂量水平超过1x105Krad(Si), 抗瞬态剂量率水平超过1.5x1011 rad(Si)/s,抗中子注入量水平达到1x1014 n/cm2。 相似文献
17.
18.
19.
We present a novel programming circuit used in our radiation-hardened field programmable gate array (FPGA) chip.This circuit provides the ability to write user-defined configuration data into an FPGA and then read it back.The proposed circuit adopts the direct-access programming point scheme instead of the typical long token shift register chain.It not only saves area but also provides more flexible configuration operations.By configuring the proposed partial configuration control register,our smallest configuration section can be conveniently configured as a single data and a flexible partial configuration can be easily implemented.The hierarchical simulation scheme, optimization of the critical path and the elaborate layout plan make this circuit work well.Also,the radiation hardened by design programming point is introduced.This circuit has been implemented in a static random access memory(SRAM)-based FPGA fabricated by a 0.5μm partial-depletion silicon-on-insulator CMOS process.The function test results of the fabricated chip indicate that this programming circuit successfully realizes the desired functions in the configuration and read-back.Moreover,the radiation test results indicate that the programming circuit has total dose tolerance of 1×105 rad(Si),dose rate survivability of 1.5×1011 rad(Si)/s and neutron fluence immunity of 1×1014 n/cm2. 相似文献