共查询到20条相似文献,搜索用时 0 毫秒
1.
Davide Cartasegna Piero Malcovati Lorenzo Crespi Kyehyung Lee Andrea Baschirotto 《Analog Integrated Circuits and Signal Processing》2014,78(3):785-798
This paper presents a design methodology for high-order class-D amplifiers, based on their similarity with sigma–delta ( $\Upsigma\Updelta$ ) modulators, for which established theory and toolboxes are available. The proposed methodology, which covers the entire design flow, from specifications to component sizing, is validated with three design examples, namely a second-order, a third-order, and a fourth-order class-D amplifier. Moreover, the third-order class-D amplifier has been integrated on silicon and characterized, further confirming the validity of the whole design flow. The achieved results demonstrate that high-order class-D amplifiers can achieve total-harmonic-distortion (THD) performance compatible with the specifications of high-end audio applications (THD ≈ 90 dB), which would be unfeasible with conventional first-order class-D amplifiers. 相似文献
2.
3.
一种应用于PWM D类音频功率放大器的CMOS Rail-to-Rail比较器 总被引:2,自引:0,他引:2
提出了一种应用于CMOS D类音频功率放大器的Rail-to-Rail PWM比较器,其输入级为Rail-to-Rail结构,输出级为AB类输出。基于CSMC 0.5μm CMOS工艺的BSIM3V3 Spice模型,采用Hspice对PWM比较器的特性进行了仿真,典型模型下的直流开环增益为50dB,电源抑制比为52dB,ICMR为0.04V~4.98V,传输时延为24.5ns,版图有效面积为210×75μm2。由于PWM比较器的良好性能参数,所以其不仅适用于D类音频功率放大器,也能应用于各类低频数据转换电路。 相似文献
4.
《Solid-State Circuits, IEEE Journal of》1969,4(3):178-179
Class-D operation of RF amplifiers is characterized by sinusoidal current and pulse-type voltage waveforms at the output of the active circuit element. It is suggested that this is a more accurate model for high-frequency large-signal transistor amplifiers than the conventional Class-C model. 相似文献
5.
文中介绍了一种双边PWM调制的数字D类放大器调制模块,使用伪自然采样法消除谐波失真。该伪采样算法是将牛顿-拉夫森迭代法和多项式逼近法相结合而形成的。近年来,虽有较多关于前沿PWM调制(LEPWM)和后沿PWM调制(TEPWM)的数字D类放大器的文献,但基于双边PWM(DEPWM)调制的数字 D类放大器方面的文献较少。因此本文利用现有的噪声整形技术,基于牛顿-拉夫森迭代法的伪采样算法等实现了一种用于数字D类放大器的双边PWM调制模块,并使用FPGA搭建了一个24位立体声数字音频D类放大器调制系统。经测试,该调制系统THD+N@6 kHz性能达到-80.5 dB。 相似文献
6.
1引言现在,电子技术的发展早已进入了数码时代。而功率放大器仍沿袭着传统的模拟设计方式,其技术已相当成熟,几乎到了模拟技术的极限,似乎有落后于数码时代的趋势。但在数字功放方面进行的大量的理论研究仍未摆脱传统的模拟方式。可见传统的模拟功率放大器仍然会在较长的一段时间内,以其相当成熟的技术而大放异彩。2Hi-Fi功放的电压放大功率放大器的目的是将来自声源的信号(约1V),经电压放大和电流放大,产生足够大的输出功率推动扬声器发声。功率放大器的电压放大一般由1~3级电压放大器构成,其线性度、动态特性等直接影响功率放大器的技… 相似文献
7.
Gael Pillonnet Remy Cellier Angelo Nagari Philippe Lombard Nacer Abouchi 《Analog Integrated Circuits and Signal Processing》2013,74(2):439-451
Audio class-D amplifiers are widely used in industrial and consumer portable electronic devices, such as mobile phones, thanks to their high efficiency. However, these amplifiers have a limited linearity due to their switching behavior and also a limited control bandwidth. To overcome these major drawbacks, this paper introduces a self-oscillating control technique based on the sliding mode theory which combines a large control bandwidth and a spread spectrum technique. A high power supply rejection, which is a crucial parameter in modules directly connected to a noisy battery, has also been achieved by introducing a variable hysteresis window. Theoretical analysis, behavioral and electrical simulations are discussed in detail in this paper. An integrated circuit using 0.13 μm CMOS process has been realized focused on mobile phone applications (0.8 W, 3.6 V and 8 Ω). The audio amplifier achieves 97 dB(A) signal-to-noise ratio, 0.02 % harmonic distortion and up to 80 dB of power supply rejection. The die area is smaller than 0.4 mm2 while keeping more than 90 % efficiency at 1 W. 相似文献
8.
Praveen V. Pol Sanjaykumar L. Patil Sanjeev Kumar Pandey 《International Journal of Electronics》2013,100(12):1864-1884
This paper proposes an overcurrent protection (OCP) circuit for power MOSFETs employed in low voltage power converters. The proposed configuration requires only discrete components with a gate driver IC and uses the voltage drop across the device for overcurrent detection. It can operate independently in cycle-by-cycle shutdown and multiple cycle shutdown modes. In coordination with a micro-controller based driver IC input signal generator and controller, the proposed OCP circuit can also operate in a single cycle latch-up and hiccup OCP modes. The performance of the proposed scheme is evaluated experimentally at both, hard and soft fault conditions. By experimentation, it is shown that the proposed circuit can operate in various protection modes and capable of protecting a MOSFET in both, hard and soft fault conditions. 相似文献
9.
An integrated 200-W class-D audio amplifier 总被引:2,自引:0,他引:2
An integrated stereo class-D audio power amplifier realized in a silicon-on-insulator (SOI)-based BCD technology is presented. The amplifier is capable of delivering 2/spl times/100 W in two 4-/spl Omega/ loads at a supply voltage of 60 V. A second-order feedback loop is used to suppress supply ripple and pulse-shape errors in the switching power stage. The limiting factor in the performance of any class-D amplifiers is the quality of the switching power stage. A high-speed low-current levelshifter and a robust deadtime control arrangement are proposed that enable the realization of a robust high-quality switching power stage. Some practical issues with respect to robustness and electromagnetic compatibility are discussed. 相似文献
10.
11.
12.
Tsai-Pi Hung Metzger A.G. Zampardi P.J. Iwamoto M. Asbeck P.M. 《Microwave Theory and Techniques》2005,53(1):144-151
Design considerations are discussed for current-mode class-D (CMCD) microwave power amplifiers. Factors affecting amplifier efficiency are described analytically and via simulation. Amplifiers are reported that incorporate parallel LC resonators alongside the switching transistors. To reduce parasitic resistance, bond-wires were utilized to implement a high Q inductor in the LC resonator. An experimental CMCD amplifier based on GaAs HBTs is reported, with collector efficiency of 78.5% at an output power of 29.5 dBm (0.89 W) at 700 MHz. 相似文献
13.
14.
15.
Class-D voltage-switching tuned power amplifier circuits are presented, in which complementary pair transistors are used and bases of the transistors are coupled by a capacitor. These circuits have several advantages over previous circuits. They do not require a drive transformer and both transistors can be mounted on one heat sink. 相似文献
16.
本文主要讨论开关模式(D类)音频放大器的输出滤波电路。该类滤波器不仅需要保持较高的效率,同时也要抑制快速瞬态变化产生的射频干扰。本文电路基于MAX4295/MAX4297D类音频放大器,设计者可以针对实际应用综合考虑,采用优化的滤波方案。 相似文献
17.
A model is described for predicting the harmonic levels introduced by the use of dead time in class-D, PWM-driven audio power output stages. The model demonstrates that the harmonic levels are a function of load impedance, modulation depth, dead time and switching frequency. In addition, measurements show that, for audio applications, dead time is the dominant cause of power stage nonlinearity 相似文献
18.
Herb Hulseman 《电子设计技术》2005,12(6):90-90
经典的LM317型可调输出线性稳压器具有相当大的电流承受能力。此外,LM317还具有限流和过热保护功能。你只需用少量元件增加一个高速短路限流电路,就可提高LM317型稳压器的性能(图1)。在正常工作状态下,电阻器R2和R3将UGS偏压加到IRF4905S型功率MOSFET Q1上,Q1完全导通,呈现数毫欧的导通电阻。电流采样电阻器R1两端的电压降与IC1的输入电流成正比,并为双极晶体管Q2提供基极驱动。 相似文献
19.
In order to design a robust electrostatic discharge (ESD) protected RF amplifier in InGaP/GaAs HBTs, a comprehensive assessment of device vulnerability to ESD events in both active transistors and passive components of the HBT technology is presented in this paper. The results include not only the intrinsic HBT's ESD robustness performance, but also its dependence on device layout, ballast resistor, and process. Acknowledging the ESD constraints imposed on InGaP/GaAs HBT technology, a 5.4-6.0-GHz power amplifier (PA) with a compact 2000 V/sub ESD/ (human body model) on-chip ESD protection circuit that has a low loading capacitance of less than 0.1 pF and that does not degrade RF and output power performance is developed for wireless local area network application. A diode triggered Darlington pair is implemented as the ESD protection circuit instead of the traditional diode string. Its operation principle, ESD protection performance, and PA performance are also illustrated in this paper. 相似文献
20.
This paper presents a highly power efficient 2/spl times/20-W class-D audio output power stage implemented in 0.6-/spl mu/m BCDMOS technology. The presented power stage is capable of driving 2/spl times/8-/spl Omega/ loads from a 20-V power supply at a power efficiency approaching 90%. Circuit details of thermal detection, over-current protection, and startup speaker click/pop are also presented. The performance of open-loop Class-D output stages are limited by the distortion mechanisms present within the power stage itself. A third-order PWM modulator was prototyped and used to dramatically improve the performance of the Class-D output stage by using feedback. The results of this work are also presented. 相似文献