共查询到20条相似文献,搜索用时 156 毫秒
1.
引言
随着近年来数字处理电路电压的不断降低,电源功率密度的不断提高,对于电源次级整流的要求越来越高。整流器件已从最初的肖特基二极管整流,发展到用同步整流开关管替代二极管,以降低功耗。目前,控制同步整流开关管的方法主要有分立式和基于锁相环的控制芯片两种。用分立元件实现同步整流的缺点是响应过慢,系统可靠性相对差。单芯片同步整流是基于锁相环技术的,从初级取信号同步控制次级整流开关管,这种方法的缺点是不能保证在间隔模式(轻载或空载时发生)下可靠操作。 相似文献
2.
3.
4.
提出一种同步整流有源箝位正激变换器。该变换器是在传统的同步整流有源箝位正激变换器的原边增加一个由箝位电容和电感构成的辅助网络得到。该辅助网络可以使变换器在全负载范围内更容易实现主开关管和辅助开关管的ZVS(Zero-Voltage Switching),副边采用自激式同步整流技术,能进一步提升变换器效率,适用于低压、大电流输出场合。详细分析了变换器的工作原理,搭建了一台8 V/100 W试验样机证明了理论分析的正确性。 相似文献
5.
近年来,为了提高低压变换器的效率,通常采用同步整流技术。为此,需要两种驱动信号,ML4863既可驱动单端反激式变换器初级功率开关(MOSFET),也可驱动作同步整流的MOSFET。因此大大简化了电路结构,提高了效率,本文介绍了ML4863的内部结构和实际应用电路。 相似文献
6.
《信息技术》2017,(3)
文中在以往只粗略计算电感损耗、电容损耗及开关损耗的基础上,以一款低电压大电流同步整流降压变换器为例,详细分析了各个元器件上功率损耗,包括电感上的铜损与铁损,电容等效串联电阻的损耗,MOSFET上的开关损耗、导通损耗、截止损耗、驱动损耗、寄生体二极管损耗等,从而得到直流降压变换器的整体损耗与实际效率。从效率曲线可以看出,变换器效率随着输出电流的增加而增加,并很快趋于饱和。而通过损耗分析可知,要降低损耗提高效率,尤其对于低电压大电流输出的降压变换器,不仅可以采用同步整流技术来降低导通压降,还可以根据各损耗所占比重大小选用更优元器件,如低直流电阻的电感,低导通电阻、低上升下降时间的NMOS管等。 相似文献
7.
8.
提出一种新型零电压零电流(ZVZCS)飞跨电容型不对称PWM半桥三电平变换器,该变换器原边开关器件的电压应力为输入电压的一半;所有开关器件在较宽负载范围内实现软开关,其中超前管实现ZVS开通,ZCS关断;滞后管实现ZCS开通,ZVS关断,从而降低开关损耗;副边采用容性整流,在续流阶段将原边电流降至0,使得开关器件的电流分布更加均衡并减小飞跨电容的电流应力;与此同时,消除二极管反向恢复损耗。文中讨论了电路的结构、工作原理和基础特性,为证明理论正确性,搭建一台500W实验样机来验证。 相似文献
9.
针对传统ZVZCS-PWMDC/DC全桥变换器在实现滞后桥臂开关管零电流开关过程中,存在着辅助谐振电路附加损耗较大,软开关实现方式复杂,功率开关管电压应力和电流应力高等缺点,介绍了一种新型次级箝位移相控制的ZVZCSPWMDC/DC全桥变换器。文中分析了该变换器实现软开关的原理,同时设计了变换器数字控制系统,控制器采用LPC2214型ARM芯片,并通过一台实验样机验证了这种软开关变换器相关理论的正确性以及该数字控制系统的可行性。 相似文献
10.
11.
Huang-Jen Chiu Li-Wei Lin 《Industrial Electronics, IEEE Transactions on》2005,52(3):709-718
An improved ac/dc converter based on asymmetrical half-bridge topology is proposed in this paper. To substantially enhance the efficiency for low-voltage/high-current output applications, a current-doubler synchronous rectifier is combined with a modified asymmetrical half-bridge converter that retains the inherent zero-voltage-switching property. The power losses in the secondary rectification stage and the primary switches can be significantly reduced. The proposed architecture exhibits extreme simplicity and lower cost while providing unity power factor, well-regulated output, and high power density. The detailed operating principles and design procedures for the proposed converter are described in this paper. Simulation and experimental results for a laboratory prototype are discussed to verify the feasibility. 相似文献
12.
《Industrial Electronics, IEEE Transactions on》2009,56(8):2961-2969
13.
14.
Tsai-Fu Wu Jin-Chyuan Hung Sheng-Yu Tseng Yaow-Ming Chen 《Industrial Electronics, IEEE Transactions on》2005,52(1):139-150
This work presents single-stage regulators with power-factor correction (PFC) based on an asymmetrical half-bridge topology. The proposed regulator is formed from a boost converter with two coupled inductors and an asymmetrical half-bridge converter with the synchronous switch technique, and it is controlled with pulsewidth modulation to achieve zero-voltage switching (ZVS). The boost converter is operated in discontinues conduction mode to achieve PFC. With the coupled inductors, input current ripple and power factor can be improved significantly. The proposed regulator has the features of constant-frequency operation, ZVS, and low voltage stress imposed on the active switches. Moreover, the regulator can achieve high power factor, high power density, high efficiency, low switching loss, and low component count, which makes its applications at medium-power levels feasible. Experimental results have verified the discussed features of the proposed regulator. 相似文献
15.
Small-signal analysis and control design of asymmetrical half-bridge DC-DC converters 总被引:1,自引:0,他引:1
Choi B. Lim W. Sanghyun Bang Seungwon Choi 《Industrial Electronics, IEEE Transactions on》2006,53(2):511-520
This paper presents the small-signal modeling, dynamic analysis, and control design of the asymmetrical half-bridge dc-dc converter that employs a clamp capacitor and a magnetizing inductor to accommodate pulsewidth-modulated operation with asymmetrical duty ratios. The circuit averaging technique is applied to extract the small-signal dynamics of the power stage, and a graphical loop-gain method is used to design the feedback compensation and analyze the closed-loop performance of the converter. The distinctive power-stage dynamics of the converter are addressed and design guidelines for voltage feedback compensation are established. The results of the control design and closed-loop analysis are substantiated by experiments using an experimental converter. 相似文献
16.
Jun-Young Lee Gun-Woo Moon Myung-Joong Youn 《Industrial Electronics, IEEE Transactions on》1999,46(4):710-723
A single-stage AC/DC converter based on a half-bridge topology suitable for low-power-level applications is proposed. The proposed converter has high power factor, low harmonic distortion, and tight output regulations. An asymmetrical control and synchronous rectification are employed to reduce the switching and rectification losses, respectively. The modeling and detailed analysis are performed to derive the design equations. Based on these design equations, a prototype converter has been designed and tested by experiment. This prototype meets the IEC 61000-3-2 regulations with near-unity power factor and high efficiency 相似文献
17.
18.
《Industrial Electronics, IEEE Transactions on》2009,56(6):2095-2107
19.
Kyoung-Wook Seok Bong-Hwan Kwon 《Industrial Electronics, IEEE Transactions on》2001,48(6):1219-1225
A new single-stage AC-DC power converter based on a half-bridge converter suitable for low-power applications is proposed. The proposed converter offers high power factor and direct conversion from the line voltage to an isolated DC output voltage. High power factor is achieved by adding a resonant circuit between the rectifying diodes and half-bridge leg. For soft switching, a half-bridge series-loaded resonant converter is adopted as a DC-DC converter part. A prototype is built and tested to show the validity of the proposed converter 相似文献
20.
The topology selection, design, and performance evaluation of an on-board DC/DC converter, which delivers power from a 48 V input to a 1.2-1.65 V/70 A microprocessor load, are presented. It was shown that the symmetrical half-bridge topology with the current doubler and synchronous rectifiers is a suitable approach for this application. The measured full-load efficiency of a 200 kHz experimental half-bridge converter was higher than 82% in the entire output and input voltage range 相似文献