共查询到20条相似文献,搜索用时 15 毫秒
1.
《Circuits and Systems II: Express Briefs, IEEE Transactions on》2005,52(8):496-500
Leakage power reduction is extremely important in the design of scaled CMOS logic circuits. The dominant leakage components of such circuits are the subthreshold leakage and the thin-oxide gate leakage. This paper describes an efficient leakage reduction method that considers both these components, and is based on the selective insertion of control points. The selection is based on the leakage reduction potential and the delay insensitivity of the candidate gates. Simulations on the ISCAS85 benchmark circuits show that this method results in$sim67hbox%$ leakage reduction with no speed degradation when control points are added to 93% of the gates compared to the leakage of the baseline circuit whose inputs have been subjected to the minimum leakage vector. 相似文献
2.
《Very Large Scale Integration (VLSI) Systems, IEEE Transactions on》2008,16(9):1101-1113
3.
《Circuits and Systems II: Express Briefs, IEEE Transactions on》2006,53(8):692-696
Temperature-dependent subthreshold and gate-oxide leakage power characteristics of domino logic circuits under the influence of process parameter variations are evaluated in this paper. Preferred input vectors and node voltage states that minimize the total leakage power consumption are identified at the lower and upper extremes of a typical die temperature spectrum. New low-leakage circuit design guidelines are presented based on the results. Significantly increased gate dielectric tunneling current, as described in this paper, dramatically changes the leakage power characteristics of dynamic circuits in deeply scaled nanometer CMOS technologies. Contrary to the previously published techniques, a charged dynamic-node voltage state with low inputs is preferred for reducing the total leakage power consumption in the most widely used types of single- and dual-threshold voltage domino gates, particularly at low die temperatures. Furthermore, leakage power savings provided by the dual-threshold voltage domino logic circuit techniques based on input gating are all together reduced due to the significance of gate dielectric tunneling in sub-45-nm CMOS technologies. 相似文献
4.
Ja Chun Ku Ismail Y. 《Very Large Scale Integration (VLSI) Systems, IEEE Transactions on》2007,15(8):963-970
In this paper, the impact of thermal effects on low-power repeater insertion methodology is studied. An analytical methodology for thermal-aware repeater insertion that includes the electrothermal coupling between power, delay, and temperature is presented, and simulation results with global interconnect repeaters are discussed for 90- and 65-nm technology. Simulation results show that the proposed thermal-aware methodology can save 17.5% more power consumed by the repeaters compared to a thermal-unaware methodology for a given allowed delay penalty. In addition, the proposed methodology also results in a lower chip temperature, and thus, extra leakage power savings from other logic blocks. 相似文献
5.
6.
7.
8.
9.
《Very Large Scale Integration (VLSI) Systems, IEEE Transactions on》2008,16(6):714-724
10.
Magdy A. El-Moursy Eby G. Friedman 《Analog Integrated Circuits and Signal Processing》2004,41(1):5-11
Interconnect resistance dissipates a portion of the total transient power in CMOS circuits. Conduction losses increase with larger interconnect resistance. It is shown in this paper that these losses do not add to the total power dissipation of a CMOS circuit through I
2
R losses. Interconnect resistance can, however, increase the short-circuit power of both the driver and load gates. 相似文献
11.
12.
Power consumption from logic circuits, interconnections, clock distribution, on chip memories, and off chip driving in CMOS VLSI is estimated. Estimation methods are demonstrated and verified. An estimate tool is created. Power consumption distribution between interconnections, clock distribution, logic gates, memories, and off chip driving are analyzed by examples. Comparisons are done between cell library, gate array, and full custom design. Also comparisons between static and dynamic logic are given. Results show that the power consumption of all interconnections and off chip driving can be up to 20% and 65% of the total power consumption respectively. Compared to cell library design, gate array designed chips consume about 10% more power, and power reduction in full custom designed chips could be 15% 相似文献
13.
Clark D.B. Benning R.D. Kersten P.R. Chaffee D.L. 《Electromagnetic Compatibility, IEEE Transactions on》1968,(2):243-255
Insertion losses of several different manufacturers' 100-ampere power filters were measured in the frequency range 100 Hz to 2 MHz and at a range of power current loads utilizing a newly developed current injection probe. The measurements were made using a technique which, in compliance with IEEE measurement standards, provides a constant voltage source in a filter-in filter-out measurement circuit, where source and load impedance parameters are known. Theoretically derived curves for the power filters installed in circuits with complex source and load impedance are compared to measured curves. Theoretically derived curves for current or voltage attenuation are also compared to insertion loss curves. Significant departures from the MIL-STD-220A specification curves were obtained using this new current injection probe measurement method. Strong saturation effects were found with several of the filters. Wide passband excursions were obtained as predicted by the theoretical treatment. The new measurement technique is described in terms of its relation to IEEE standard definitions of insertion loss. A discussion is given of present and proposed methods in relationship to what is felt is the most useful means of describing a filter's operational characteristics. 相似文献
14.
15.
A method for test synthesis in the behavioral domain is described.The approach is based on the notion of adding a test behavior to the normal-mode design behavior. This testbehavior describes the behavior of the design in test mode. Thenormal-mode design behavior and test-mode test behavior are combinedand then synthesized by any general-purpose synthesis system toproduce a testable design with inserted BIST structures. The testbehavior is derived from the design behavior using testabilityanalysis based on metrics that quantify the testability of signalsand variables embedded within behaviors. The insertion method iscombined with a behavioral test scheme thatintegrates a) the design controller and test controller, b) testingof the entire datapath and controller. Examples show that when thetestability insertion procedure is used to modify a behavior beforesynthesis, the resulting synthesized physical implementation isindeed more easily tested than an implementation synthesized directlyfrom the original behavior. 相似文献
16.
This paper addresses specific design tradeoffs that should be considered relative to CMOS VLSI designs using gate-array, semi-custom, or full-custom implementations. The main focus is on design optimization for speed and device area and on meeting the on-chip load drive requirements using one- and two-dimensional expansion techniques. Detailed comparisons are made between the effectiveness of the various design options in their ability to yield a specific performance within speed and/or area constraints while driving on-chip loads with and without geometrical constraints. These comparisons result in a number of design curves that cover the range of full CMOS custom design, for which two-dimensional scaling can be optimally utilized, to those cases involving semi-custom and gate-array designs for which geometric constraints exist (fixed height cells or fixed device sizes). A figure of merit is defined that relates speed and area to each specific circuit implementation, indicating that it can be used to make an effective comparison between overall performance and design option. It is finally suggested that a chip layout approach can be adopted that is useful for implementing any of the design options discussed. 相似文献
17.
Conventional power estimation techniques are prone to many sources of error. With increasing dominance of coupling capacitances, capacitive coupling potentially contributes significantly to power consumption in the deep sub-micron regimes. We analyze potential sources of inaccuracy in power estimation, focusing on those due to coupling. Our results suggest that traditional power estimates can be off by as much as 50%.This research was supported in part by the MARCO Gi- gascale Silicon Research Center and Cadence Design Systems, Inc. 相似文献
18.
《Electron Devices, IEEE Transactions on》1984,31(7):988-992
It is shown, that lateral shrinkage of 2-µm CMOS devices and reduction of the gate oxide thickness to about 20 nm is significantly facilitated by replacing the n+-poly-Si or polycide gates by TaSi2 . Due to its higher work function, TaSi2 allows the simultaneous reduction of the channel doping in the n-channel and the charge compensation in the p-channel without changing the threshold voltages. Thus compared with n+-poly-Si gate n-channel transistors substrate sensitivity and substrate current are reduced, and low-level breakdown strength is raised. In p-channel transistors, the subthreshold current behavior and UT (L)-dependence are improved. Consequently, the channel length of both n- and p-channel transistors can be reduced by about 0.5 µm without significant degradation. The MOS characteristics Nss , flatband and threshold voltage stability, and dielectric strength appear similar for TaSi2 and n+ -poly Si gate transistors. 相似文献
19.
Massimo Conti Paolo Crippa Simone Orcioni Marcello Pesare Claudio Turchetti Loris Vendrame Silvia Lucherini 《Analog Integrated Circuits and Signal Processing》2003,37(2):85-102
In this paper a novel CAD methodology for yield enhancement of VLSI CMOS circuits including random device variations is presented. The methodology is based on a preliminary characterization of the technological process by means of specific test chips for accurate mismatch modeling. To this purpose, a very accurate position-dependent parameter mismatch model has been formulated and extracted. Finally a CAD tool implementing this model has been developed. The tool is fully integrated in an environment of existing commercial tools and it has been experimented in the STMicroelectronics Flash Memory CAD Group.As an example of application, a bandgap reference circuit has been considered and the results obtained from simulations have been compared with experimental data. Furthermore, the methodology has been applied to the read path of a complex Flash Memory produced by STMicroelectronics, consisting of about 16,000 MOSFETs. Measurements of electrical performances have confirmed the validity of the methodology, and the accuracy of both the mismatch model and the simulation flow. 相似文献
20.
Mohammed Ismail Robert Brannen Shigetaka Takagi Nobuo Fujii Nabil I. Khachab Ronny Khan Oddvar Aaserud 《Analog Integrated Circuits and Signal Processing》1994,5(3):219-234
The design of five simple CMOS opamp based multipler/divider circuits is presented. Each two opamp and six MOSFET transistor circuit simultaneously achieves four-quadrant multiplication and division. Applications of the new circuits in analog signal processing and neural networks are discussed. The multiplier/divider circuits are all insensitive to MOS intrinsic parasitic capacitances. They do, however, exhibit different sensitivities to opamp finite unity-gain bandwidth. These sensitivities may be mitigated using the configurability property of the circuits. Finally experimental results are provided to support some of the theoretical claims. 相似文献