共查询到20条相似文献,搜索用时 46 毫秒
1.
ULSI互连中纳米多孔SiO_2的制造工艺、特性及应用前景 总被引:3,自引:1,他引:2
综述了 ULSI互连中纳米多孔二氧化硅 (NPS)电介质主要品种干燥凝胶 (Xerogel)的典型制造工艺 ,给出并分析了介电常数、应力、热导率和机械强度等主要特性 ,最后评述了有关应用前景 相似文献
2.
铜互连布线及其镶嵌技术在深亚微米IC工艺中的应用 总被引:4,自引:0,他引:4
近几年来 ,随着 VLSI器件密度的增加和特征尺寸的减小 ,铜互连布线技术作为减小互连延迟的有效技术 ,受到人们的广泛关注。文中介绍了基本的铜互连布线技术 ,包括单、双镶嵌工艺 ,CMP工艺 ,低介电常数材料和阻挡层材料 ,及铜互连布线的可靠性问题 相似文献
3.
随着超大规模集成电路特征尺寸不断缩小,多层cu互连之间的RC延迟成为一个越来越严重的问题.由于低介电常数(low-k)材料配合空气隙(air gap)结构可用于降低Cu互连导线间的耦合电容从而改善RC延迟特性,建立了单层和多层空气隙Cu互连结构的有限元分析模型,以研究空气隙结构尺寸与互连介质等效介电常数的关系.结果表明,在单层空气隙Cu互连结构中,通过增加互连导线间空气隙的结构尺寸可以减小Cu互连结构中的耦合电容,进而改善RC延迟特性;在多层空气隙Cu互连结构中,通过改变IMD和ILD中空气隙的尺寸结构可以得到RC延迟性能优化的多层空气隙Cu互连结构. 相似文献
4.
Mathew S. Anders M. Krishnamurthy R.K. Borkar S. 《Solid-State Circuits, IEEE Journal of》2003,38(5):689-695
This paper describes a 32-bit address generation unit designed for 4-GHz operation in 1.2-V 130-nm technology. The AGU utilizes a 152-ps sparse-tree adder core to achieve 20% delay reduction, 80% lower interconnect complexity, and a low (1%) active energy leakage component. The dual-V/sub T/ semidynamic implementation of the adder core provides the performance of a dynamic CMOS design with an average energy profile similar to static CMOS, enabling 71% savings in average energy with a good sub-130-nm scaling trend. 相似文献
5.
Cerrina F. 《Proceedings of the IEEE. Institute of Electrical and Electronics Engineers》1997,85(4):644-651
The development of a successful fabrication process for electron devices with dimensions in the sub-100-nm domain will require a form of a high-resolution and high-volume patterning. In this paper we discuss the extensibility of X-ray lithography to this domain in terms of the resolution of the technique, considering in detail the effect of diffraction and photoelectrons. We show that optimized masks and exposure systems can deliver with relative ease patterning in the 70-50-nm region, while phase-shifting techniques can extend the resolution to sub-40 nm. High volume is provided by the use of the mask. The challenge remains in the fabrication of the IX mask, and in the achievement of the necessary placement accuracy 相似文献
6.
Fritze M. Chen C.L. Calawa S. Yost D. Wheeler B. Wyatt P. Keast C.L. Snyder J. Larson J. 《Electron Device Letters, IEEE》2004,25(4):220-222
High-speed results on sub-30-nm gate length pMOSFETs with platinum silicide Schottky-barrier source and drain are reported. With inherently low series resistance and high drive current, these deeply scaled transistors are promising for high-speed analog applications. The fabrication process simplicity is compelling with no implants required. A sub-30-nm gate length pMOSFET exhibited a cutoff frequency of 280 GHz, which is the highest reported to date for a silicon MOS transistor. Off-state leakage current can be easily controlled by augmenting the Schottky barrier height with an optional blanket As implant. Using this approach, good digital performance was also demonstrated. 相似文献
7.
Tada M. Tamura T. Ito F. Ohtake H. Narihiro M. Tagami M. Ueki M. Hijioka K. Abe M. Inoue N. Takeuchi T. Saito S. Onodera T. Furutake N. Arai K. Sekine M. Suzuki M. Hayashi Y. 《Electron Devices, IEEE Transactions on》2006,53(5):1169-1179
Robust porous low-k/Cu interconnects have been developed for 65-nm-node ultralarge-scale integrations (ULSIs) with 180-nm/200-nm pitched lines and 100-nm diameter vias in a single damascene architecture. A porous plasma-enhanced chemical vapor deposition (PECVD)-SiOCH film (k=2.6) with subnanometer pores is introduced into the intermetal dielectrics on the interlayer dielectrics of a rigid PECVD-SiOCH film (k=2.9). This porous-on-rigid hybrid SiOCH structure achieves a 35% reduction in interline capacitance per grid in the 65-nm-node interconnect compared to that in a 90-nm-node interconnect with a fully rigid SiOCH. A via resistance of 9.7 /spl Omega/ was obtained in 100-nm diameter vias. Interconnect reliability, such as electromigration, and stress-induced voiding were retained with interface modification technologies. One of the key breakthroughs was a special liner technique to maintain dielectric reliability between the narrow-pitched lines. The porous surface on the trench-etched sidewall was covered with an ultrathin plasma-polymerized benzocyclobuten liner (k=2.7), thus enhancing interline time-dependent dielectric breakdown reliability. The introduction of a porous material and the control of the sidewall are essential for 65-nm-node and beyond scaled-down ULSIs to ensure high levels of reliability. 相似文献
8.
Ren C. Yu H.Y. Kang J.F. Wang X.P. Ma H.H.H. Yee-Chia Yeo Chan D.S.H. Li M.-F. Kwong D.-L. 《Electron Device Letters, IEEE》2004,25(8):580-582
A replacement gate process employing a HfN dummy gate and sub-1-nm equivalent oxide thickness (EOT) HfO/sub 2/ gate dielectric is demonstrated. The excellent thermal stability of the HfN-HfO/sub 2/ gate stack enables its use in high temperature CMOS processes. The replacement of HfN with other metal gate materials with work functions adequate for n- and pMOS is facilitated by a high etch selectivity of HfN with respect to HfO/sub 2/, without any degradation to the EOT, gate leakage, or time-dependent dielectric breakdown characteristics of HfO/sub 2/. By replacing the HfN dummy gate with Ta and Ni in nMOS and pMOS devices, respectively, a work function difference of /spl sim/0.8 eV between nMOS and pMOS gate electrodes is achieved. This process could be applicable to sub-50-nm CMOS technology employing ultrathin HfO/sub 2/ gate dielectric. 相似文献
9.
10.
Chen C.K. Chen C.L. Gouker P.W. Wyatt P.W. Yost D.R. Burns J.A. Suntharalingam V. Fritze M. Keast L. 《Electron Device Letters, IEEE》2001,22(7):345-347
We have developed a novel sub-100-nm fully depleted silicon-on-insulator (SOI) CMOS fabrication process, in which conventional 248-nm optical lithography and nitride spacer technology are used to define slots in a sacrificial layer (SLOTFET process). This process features a locally thinned SOI channel with raised source-drain regions, and a low-resistance T-shaped poly-Si gate; Both n- and p-channel MOSFETs with 90-nm gate length have been demonstrated. At a 0.5 V bias voltage, ring-oscillator propagation delay of less than 50 ps per stage has been measured 相似文献
11.
Qiuxia Xu He Qian Huaxiang Yin Lin Jia Honghao Ji Baoqing Chen Yajiang Zhu Min Liu Zhensheng Han Huanzhang Hu Yulin Qiu Dexin Wu 《Electron Devices, IEEE Transactions on》2001,48(7):1412-1420
The fabrication of sub-0.1-μm CMOS devices and ring oscillator circuits has been successfully explored. The key technologies include: lateral local super-steep-retrograde (SSR) channel doping with heavy ion implantation, 40-nm ultrashallow source/drain (S/D) extension, 3-nm nitrided gate oxide, dual p+/n+ poly-Si gate electrode, double sidewall scheme, e-beam lithography and RIE etching for sub-0.1-μm poly-Si gate pattern, thin and low sheet resistance SALICIDE process, etc. By these innovations in the technologies, high-performance sub-0.1-μm CMOS devices with excellent short-channel effects (SCEs) and good driving ability have been fabricated successfully; the shortest channel length is 70 nm. 57 stage unloaded 0.1-μm CMOS ring oscillator circuits exhibiting delay 23.8 ps/stage at 1.5 V, and 17.5 ps/stage and 12.5 ps/stage at 2 V and 3 V, respectively, are achieved 相似文献
12.
Davis J.A. Venkatesan R. Kaloyeros A. Beylansky M. Souri S.J. Banerjee K. Saraswat K.C. Rahman A. Reif R. Meindl J.D. 《Proceedings of the IEEE. Institute of Electrical and Electronics Engineers》2001,89(3):305-324
Twenty-first century opportunities for GSI will be governed in part by a hierarchy of physical limits on interconnects whose levels are codified as fundamental, material, device, circuit, and system. Fundamental limits are derived from the basic axioms of electromagnetic, communication, and thermodynamic theories, which immutably restrict interconnect performance, energy dissipation, and noise reduction. At the material level, the conductor resistivity increases substantially in sub-50-nm technology due to scattering mechanisms that are controlled by quantum mechanical phenomena and structural/morphological effects. At the device and circuit level, interconnect scaling significantly increases interconnect crosstalk and latency. Reverse scaling of global interconnects causes inductance to influence on-chip interconnect transients such that even with ideal return paths, mutual inductance increases crosstalk by up to 60% over that predicted by conventional RC models. At the system level, the number of metal levels explodes for highly connected 2-D logic megacells that double in size every two years such that by 2014 the number is significantly larger than ITRS projections. This result emphasizes that changes in design, technology, and architecture are needed to cope with the onslaught of wiring demands. One potential solution is 3-D integration of transistors, which is expected to significantly improve interconnect performance. Increasing the number of active layers, including the use of separate layers for repeaters, and optimizing the wiring network, yields an improvement in interconnect performance of up to 145% at the 50-nm node 相似文献
13.
Gili E. Uchino T. Hakim M.M.A. de Groot C.H. Buiu O. Hall S. Ashburn P. 《Electron Device Letters, IEEE》2006,27(8):692-695
A simple process for the fabrication of shallow drain junctions on pillar sidewalls in sub-100-nm vertical MOSFETs is described. The key feature of this process is the creation of a polysilicon spacer around the perimeter of the pillar to connect the channel to a polysilicon drain contact. The depth of the junction on the pillar sidewall is primarily determined by the thickness of the polysilicon spacer. This process is CMOS compatible and, hence, facilitates the integration of a sub-100-nm vertical MOSFET in a planar CMOS technology using mature lithography. The fabricated transistors have a subthreshold slope of 95 mV/dec (at V/sub DS/=1 V) and a drain-induced barrier lowering of 0.12 V. 相似文献
14.
We explain how the manufacturing technology and reliability for advanced interconnects is impacted by the choice of metallization and interlayer dielectric (ILD) materials. The replacement of aluminum alloys by copper, as the metal of choice at the 130-nm technology node, mandated notable changes in integration, metallization, and patterning technologies. Those changes directly impacted the reliability performance of the interconnect system. Although further improvement in interconnect performance is being pursued through utilizing progressively lower dielectric constant (low-k) ILD materials from one technology node to another, the inherent weak mechanical strength of low-k ILDs and the potential for degradation in the dielectric constant during processing pose serious challenges to the implementation of such materials in high-volume manufacturing. We consider the cases of two ILD materials, carbon-doped silicon dioxide and low-k spin-on-polymer, to illustrate the impact of the ILD choice on the process technology and reliability of copper interconnects. 相似文献
15.
Below the 70-nm node feature sizes and aspect ratios will require great advances in metrology and defect detection capability. Although the International Technology Roadmap for Semiconductors (ITRS) prediction becomes more aggressive with each revision, isolate gate lengths for the 70-nm node are predicted to be below 40 nm for microprocessors (see 2000 ITRS). 70 nm and below feature sizes and high aspect ratios will be characteristic of on-chip interconnect. Memory devices will achieve line densities that will drive all areas of metrology. The device performance required for increasing clock speed and reducing leakage current has been driving new gate stack materials development which is expected to be ready for manufacture at this node and below. On-chip interconnect will have integrated low κ dielectric, copper metal lines, and copper diffusion barrier layer materials predicted by the roadmap will require interconnect design advancements to meet increased clock speeds even if the present rate of advance in clock speed decreases. In this paper, the key metrology and defect detection trends for wafer manufacture are covered. The best available information on critical dimension, gate stack, and interconnect measurement and data management are described in light of the need to obtain statistically relevant information from microscopic features 相似文献
16.
Govoreanu B. Blomme P. Rosmeulen M. Van Houdt J. De Meyer K. 《Electron Device Letters, IEEE》2003,24(2):99-101
Low-voltage low-power nonvolatile floating-gate memory device operation can be achieved by using alternative tunnel barriers consisting of at least two dielectric layers with different dielectric constants k. Low-k/high-k (asymmetric) and low-k/high-k/low-k (symmetric) barriers enable steeper tunneling current-voltage characteristics. Their implementation is possible with high-k dielectric materials that are currently investigated for SiO/sub 2/ replacement in sub-100-nm CMOS technologies. We show that a reduction in programming voltages of up to 50% can be achieved. This would significantly reduce the circuitry required to generate the high voltages on a nonvolatile memory chip, while maintaining sufficient performance and reliability. 相似文献
17.
18.
This study is devoted to thermomechanical response and modeling of copper thin films and interconnects. The constitutive behavior
of encapsulated copper film is first studied by fitting the experimentally measured stress-temperature curves during thermal
cycling. Significant strain hardening is found to exist. Within the continuum plasticity framework, the measured stress-temperature
response can only be described with a kinematic hardening model. The constitutive model is subsequently used for numerical
thermomechanical modeling of Cu interconnect structures using the finite element method. The numerical analysis uses the generalized
plane strain model for simulating long metal lines embedded within the dielectric above a silicon substrate. Various combinations
of oxide and polymer-based low-k dielectric schemes, with and without thin barrier layers surrounding the Cu line, are considered.
Attention is devoted to the thermal stress and strain fields and their dependency on material properties, geometry, and modeling
details. Salient features are compared with those in traditional aluminum interconnects. Practical implications in the reliability
issues for modern copper/low-k dielectric interconnect systems are discussed. 相似文献
19.
20.
Sub-100-nm vertical MOSFET with threshold voltage adjustment 总被引:1,自引:0,他引:1
Sub-100-nm vertical MOSFET has been developed for fabrication with low cost processing. This is the first vertical MOSFET design that combines 1) a vertical LDD structure processed with implantation and diffusion steps, 2) high-pressure oxide growing at source/drain (S/D) regions to reduce the gate overlapped capacitances, and 3) threshold voltage adjustment with a doped APCVD film. The drive current per unit channel width and S/D punch-through voltage are higher than that of previously published vertical MOSFETs. Fabrication processes are well established, and equipment of the 1 μm CMOS generation can be used to fabricate sub-100-nm channel length MOSFETs with good electrical characteristics and high performance 相似文献