首页 | 本学科首页   官方微博 | 高级检索  
相似文献
 共查询到20条相似文献,搜索用时 218 毫秒
1.
高性能分段温度曲率补偿基准电压源设计   总被引:7,自引:0,他引:7  
针对带隙基准电压源温漂高、电源抑制比(PSRR)低的问题,提出一种新颖的分段曲率补偿技术.该电路将基准源工作的全温度范围划分为3个区间,对各段温度区间进行不同的温度补偿,同时引入电流环负反馈结构,提高电路在低频时的电源抑制比,实现在-40~150℃内,温度系数为1.24×10-6,在DC时电源抑制比为-137dB.该电路采用TSMC0.6μmBCD工艺设计实现,芯片面积为0.5mm2,关断电流小于0.1μA,工作静态功耗为125μW.投片测试结果验证了电路设计的正确性,当电源电压为2.5~6.0V时,该基准源输出电压摆幅仅为0.220mV.  相似文献   

2.
Based on the problem that the accuracy of the bandgap affects the performance of the integrated circuit, a novel BGR (bandgap voltage reference) is proposed. It utilizes a feedback compensation network to enhance PSRR and reduce the offset voltage, which improves the system stability and precision. Cadence spectre simulation has been done by the SMIC 018μm 1.8V CMOS process for validation. The results show that the achieved temperature coefficient is 34.6×10-6/℃ over -30℃ to 100℃ and that the PSRR is -63.5dB at a low frequency. The power assumption is only 1.5μW. The circuit is suitable for a low-voltage low-power energy harvesting system.  相似文献   

3.
提出了一种输出电压可调的带隙基准电路.通过对双极晶体管基极-发射极电压的二阶温度补偿,大大改善了带隙基准的温度特性,并增加嵌套密勒补偿,进一步提高了系统的稳定性.基于0.6μm CMOS工艺,利用Hspice进行了仿真验证,结果表明,在-40~120℃温度范围内,0.8V基准电压的温度系数为6.1×10-6/℃,低频时电源抑制比为-82dB,正常工作时静态工作电流小于6.5μA.  相似文献   

4.
A high performance CMOS band-gap voltage reference circuit that can be used in interface integrated circuit of microsensor and compatible with 0. 6 μm ( double poly) mix process is proposed in this paper. The circuit can be employed in the range of 1. 8 - 8 V and carry out the first-order PTAT ( proportional to absolute temperature) temperature compensation. Through using a two-stage op-amp with a NMOS input pair as a negative feedback op-amp,the PSRR ( power supply rejection ratio) of the entire circuit is increased,and the temperature coefficient of reference voltage is decreased. Results from HSPICE simulation show that the PSRR is - 72. 76 dB in the condition of low-frequency,the temperature coefficient is 2. 4 × 10 -6 in the temperature range from - 10 ℃ to 90 ℃ and the power dissipation is only 14 μW when the supply voltage is 1. 8 V.  相似文献   

5.
An output adjustable voltage reference generator for the 16-bit 100MS/s pipelined ADC is presented. An adjustable output voltage, fast-setting, high precision reference voltage buffer is designed by using current summing and floating current control techniques. In order to further improve the PSRR and reduce the output impedance, the push pull output and replica circuit structure is introduced. The prototype 16-bit 100MS/s ADC is fabricated by 0.18μm 1.8V 1P6M CMOS technology.Test results show that the voltage reference generator consumes an area of 1.3mm×2.0mm, and the power consumption is 23mW. The average temperature coefficient of the output voltage is 16×10-6-1 in the range of -55℃ to 125℃. The 16-bit 100MS/s ADC achieves the SNR of 76.3dBFS and SFDR of 89.2dBc, with 10.1MHz input at the full sampling speed, and it consumes the power of 300mW and occupies an area of 3.5mm×5.0mm.  相似文献   

6.
一种二阶补偿的高精度带隙基准电压源设计   总被引:1,自引:0,他引:1  
基于charter 0.35μm标准CMOS工艺,设计了一种带自启动电路的高精度、低温漂、低功耗带隙基准电压源。电路在传统带隙基准源的基础上进行改进,利用不同材料电阻温漂系数的比值实现二阶补偿。仿真结果表明,在-40-120℃范围内,输出电压达到1.148 V,平均温漂系数为4.9ppm/℃,功耗仅为57μW。  相似文献   

7.
针对带隙基准电路对集成电路精度的影响,提出了一种新的低温漂带隙基准电路。通过分段温度补偿,补偿了带隙基准电路,减小了温度漂移,优化了基准的温度性能。基于西岳公司3μm18V双极工艺,设计了基准电路和版图,并进行流片。仿真和流片结果表明:在典型工艺角下,基准在-55℃~125℃内,温度系数为1.7×10 -6~6.0×10 -6/℃;在2.2V的电源幅度范围下,具有0.03 mV/V的电源抑制特性。该电路已成功应用于一款线性稳压电源中。  相似文献   

8.
In order to meet the requirements of different applications and markets for the accuracy and reliability of IoT chips,a low temperature coefficient bandgap reference with a wide temperature range is proposed.On the basis of the traditional Banba bandgap reference structure,the circuit utilizes high-order temperature compensation technology and piecewise temperature compensation technology to improve the curvature of the output reference voltage.The temperature coefficient of the circuit is reduced.At the same time,the operating temperature range of the circuit is extended.The circuit performances are verified in the TSMC 180 nm CMOS process.Test results show that the temperature coefficient of the circuit is as low as 7.2×10-6/℃ in the range of-40 ℃ to 160 ℃.The power supply rejection ratio at a low frequency is -48.52 dB.The static current under the 1.8 V power supply voltage is 68.38 μA,and the core area of the chip is 0.025 mm2.  相似文献   

9.
设计了一种基于电流模式的具有非线性补偿的低温漂低功耗带隙基准电压源,在传统电路的基础上增加一个三极管和两个电阻达到对双极型晶体管的发射结电压VBE中与温度相关的非线性项的补偿。电路采用CSMC0.5μmDPTM CMOS工艺制造。该电路结构简单,在室温下的输出电压为1.217V,在?40℃~125℃的范围内温度系数为4.6ppm/,℃在2.6~4V之间的电源调整率为1.6mV/V。在3.3V的电源电压下整个电路的功耗仅为0.21mW。  相似文献   

10.
基于电流求和原理和跨导线性结构,设计了一款分段曲率补偿的基准电流源,并对电阻进行了温度特性优化。所设计的电路无需运算放大器,具有功耗低、结构简单、精度高和电源抑制比高等优点。在0.4 μm BCD工艺下,经HSPICE仿真验证表明,在-40℃~125℃的温度范围内电流仅变化0.06 μA,温度系数为27 ppm/℃;在25℃、7~20 V范围内,基准电流变化率0.000 68%/V;在12 V工作电压下,电路的静态电流为128.09 μA。该电路可用于高电压、低功耗、高精度的系统设计中。  相似文献   

11.
Component tolerances and mismatches due to process variations severely degrade the performance of bandgap reference circuits. Based on device mismatch models, a current reference Iref with adjustable output current from 15μA to 80μA is designed. A compensated circuit is used to reduce the temperature drift. To achieve more accurate current reference, an 8bit bi-directional trimming array with 127 current levels is proposed. This digitally programmable array is binary weighted for accuracy and flexibility. Simulation shows that the temperature coefficient is 26ppm/℃ over the wide range of -40℃ to 120℃when the output current is 15μA. Based on the CMOS 0.13μm technology, the measurement results show that the trimmed range and precision for current reference are -14.3%·Iref~14.3%·Iref and 0.11%·Iref, respectively. The circuit could be applied to high precision A/D and D/A converters.  相似文献   

12.
低电压、高PSRR的带隙电压基准源   总被引:1,自引:0,他引:1  
设计了一款高精度、低电源电压的CMOS带隙基准源,具有良好的电源抑制比。电路采用电流模结构和反馈控制实现了低电压、低功耗和高电源抑制比。基于0.25μm CMOS工艺,测试结果表明:在1V电源电压下,1KHz频率时,电源抑制比约为80dB,在0-70℃温度范围内,输出电压变化率不超过0.3%。  相似文献   

13.
An input-powered vibrational energy harvesting interface circuit is presented. By using a bulk-driven comparator, the lowest input voltage amplitude can be reduced to 02 V. When the input voltage amplitude is low enough, the circuit can automatically shut down by adopting the input-powered, thereby avoiding unnecessary energy loss. Based on standard SMIC 018μm 33V CMOS technology, simulation results show that the voltage conversion efficiency can reach up to 89% when the input voltage equals 02V@100Hz with a load resistance of 40kΩ. The energy conversion efficiency can reach up to 80% when the input voltage equals 025V@100Hz with a load resistance of 40kΩ, and the maximum efficiency can be up to 90%. Input voltages with frequencies in the range of 10~500Hz can be rectified.  相似文献   

14.
针对移动设备低功耗的要求,基于GSMC 0.18μm CMOS集成电路工艺,设计了一种新型无片外电容低压差线性稳压电路.在传统结构的基础上,用经温度补偿的恒流源替代反馈电阻,并将此恒流源作为基准电压源电路及误差放大器偏置参考电流,降低了静态功耗,同时对输出电压实现了温度补偿且可调.结果表明,在2.85~4.00V工作电压范围内,空载时静态电流仅为5.486μA; 在-40~85℃工作温度范围内,输出电压温漂为9.772×10-6/℃;电路版图面积仅为0.12mm×0.09mm.  相似文献   

15.
为克服传统带隙基准源在温度性能上的缺陷,设计了一种低温度系数的带隙基准电路。该电路在传统电流模基准结构的基础上,引入一个工作在亚阈值区电流基准核产生的电流来达到高阶补偿的目的。在一阶补偿的基础上,补偿电流的进一步补偿,大大降低了基准输出的温度系数。电路设计采用0.18μm的CMOS工艺,利用Cadence软件的Spectre仿真工具对电路进行仿真,仿真结果表明,在2.7V电源电压下,基准输出电压为1.265V,温度在-40~125℃变化时,基准输出电压仅变化0.2mV,相比一阶补偿的变化(约为2.5mV),精度提升了10多倍;电源电压在1.8~3.5V变化时,基准输出电压变化4.5mV;在出色的温度性能下有良好的抗干忧性,满足了高性能基准源的要求。  相似文献   

16.
该文参考了带隙基准电压源领域的现阶段技术,结合自偏置共源共栅电流镜以及适当的启动电路、补偿电路,设计了一种高精度、低温漂的多输出带隙基准电路。首先简述了传统带隙电压基准的基本原理,然后详细阐述了具体的各电路设计过程。该基准电压源可广泛应用于电源管理芯片等对能耗要求极高的芯片中。  相似文献   

17.
设计了输出电压为3.3 V,最大输出电流为100 mA的无片外电容低压差线性稳压器(LDO).该芯片采用并行结构的微分器和大米勒电容,通过比例调节和微分调节结合的方式,利用微分器电路在瞬间提供大的转换电流,克服了无片外电容LDO在负载和电源电压变化时输出电压跳变过大的问题.芯片采用CSMC公司0.5 μm工艺模型设计,并经过流片.测试结果表明,在5 V工作电压下,当负载电流从100 mA在1 μs内下降到1 mA时,输出电压变化小于600 mV;电路的静态电流小于4.5 μA.测试结果验证了电路设计的正确性.  相似文献   

18.
A lowtemperature coefficient( TC) bandgap reference( BGR) with novel process variation calibration technique is proposed in this paper. This proposed calibration technique compensating both TC and output value of BGR achieves fine adjustment step towards the reference voltage,while keeping optimal TC by utilizing large resistance to help layout match. The high-order curvature compensation realized by poly and p-diffusion resistors is introduced into the design to guarantee the temperature characteristic. Implemented in 180 nm technology,the proposed BGR has been simulated to have a power supply rejection ratio( PSRR) of 91 dB@100 Hz. The calibration technique covers output voltage scope of 0. 49 V-0. 56 Vwith TC of 9. 45 × 10~(-6)/℃-9. 56 × 10~(-6)/℃ over the temperature range of-40 ℃-120 ℃. The designed BGR provides a reference voltage of 500 mV,with measured TC of 10. 1 × 10~(-6)/℃.  相似文献   

19.
A novel low-voltage, low-power current mode bandgap reference circuit for the passive UHF RFID tag is presented. The ICTAT current is generated by VBE of the BJT transistor. The ICTAT current is generated by the MOSFET biased in the sub-threshold region, based on the theory that the I-V curve of the sub-threshold MOSFET shows an exponential relationship. The circuit is designed and implemented by TSMC 0.18μm CMOS technology. The biggest variation of Vref of the reference is smaller than 1.75%. Test results show that the power of the circuit is 0.65μW, and that the minimum operating voltage is 0.829V. The active area of the circuit is about 0.04mm2. As a result, the read sensitivity of the tag with the proposed bandgap reference circuit is -16dBm.  相似文献   

20.
针对电路系统中对低压差线性稳压器高稳定性要求,以及在使用过程中过热及输出电流过大而使电路遭到破坏.提出了一款具有过温保护、短路及限流保护功能的LDO,采用电压与温度成正比的器件感知电路中的温度,将正温度系数电压与恒定电压相比较作为控制信号,利用将输出电流镜像到某个电阻上,其电压与一个恒定电压相比较,调节流过功率管的电流,以达到限流保护.结果表明:过温保护电路的迟滞温度为30℃;过流保护电路在负载电流达到812mA时开启保护;短路保护电路当输出电压小于0.7V时开启保护.在0.1μF电容负载上进行了仿真验证.  相似文献   

设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号