共查询到20条相似文献,搜索用时 31 毫秒
1.
Yuxiang Tu Xiaorong Guo Chunhua Wang Jie Jin Sichun Du Jingru Sun 《AEUE-International Journal of Electronics and Communications》2013,67(7):574-577
An improved design of 860–960 MHz fully integrated CMOS power amplifier (PA) for UHF RFID transmitter is presented in this paper. It utilizes three stage differential structure, including common-source structure applying RC feedback circuit to improve linearity, cascade structure adopting self-biased cascode technique and self-forward-body-bias (SFBB) technique to overcome shortcomings of low breakdown voltage and to reduce supply voltage respectively in order to obtain high output power, high efficiency and low supply voltage. By integrating these techniques organically, simulation results demonstrate that the circuit provides 21 dBm output power and 35% power-added efficiency (PAE) with 3 V supply. A comparison with other PAs operating in similar frequencies shows the proposed LNA has advantages of higher output power, higher PAE, higher linearity and lower supply voltage. 相似文献
2.
《AEUE-International Journal of Electronics and Communications》2014,68(5):406-412
In this paper, the design and implementation of the broadband, Doherty power amplifier (DPA) with 2nd and 3rd harmonics suppression, with theoretical analysis is presented. In the proposed structure a novel harmonic suppressed Wilkinson power divider used in DPA, which results in harmonic suppression with high level of attenuation. Moreover the proposed DPA has major advantages in terms of the linearity and works on a wideband frequency range (2.1–2.7 GHz) with minimum 40% drain efficiency (DE). The linearity of the proposed DPA is increased extremely, which significant improvement (7 dBm) is achieved from the main amplifier. In the proposed DPA, the main and the auxiliary amplifiers are implemented using Class-AB and Class-C topology respectively with equal MRF6S27015N MOTOROLA transistors in LDMOS technology. 相似文献
3.
This article presents the design and implementation of a class-F power amplifier (PA) with a low voltage pHEMT, using a novel Front Coupled Tapered Compact Microstrip Resonant Cell (FCTCMRC) for obtaining a high-efficiency performance. The FCTCMRC is used as a harmonic control circuit, which is short and open circuit for the second and third harmonics, respectively. The required dc-supply voltage is low due to application of a low-voltage pHEMT in the circuit implementation. Therefore, the class-F power amplifier is designed with a high power added efficiency (PAE) and compact circuit size. To verify the method, the designed class-F PA is fabricated using a pHEMT at 1.1 GHz. The proposed class-F power amplifier using the FCTCMRC has obtained 86%PAE under 10 dBm input power, which achieves 16% improvement, also, the circuit size including the harmonic control circuit and output matching is decreased about 25%, all in comparison with the designed PA using the conventional CMRC. The measurement results of the fabricated power amplifier are in good agreement with the simulation results, which verifies the proposed design methodology. 相似文献
4.
A Ku-band power amplifier is successfully developed with a single chip 4.8 mm AlGaN/GaN high electron mobility transistors (HEMTs). The AlGaN/GaN HEMTs device, achieved by E-beam lithography г-gate process, exhibited a gate-drain reverse breakdown voltage of larger than 100 V, a cutoff frequency of fT=30 GHz and a maximum available gain of 13 dB at 14 GHz. The pulsed condition (100 μs pulse period and 10% duty cycle) was used to test the power characteristic of the power amplifier. At the frequency of 13.9 GHz, the developed GaN HEMTs power amplifier delivers a 43.8 dBm (24 W) saturated output power with 9.1 dB linear gain and 34.6% maximum power-added efficiency (PAE) with a drain voltage of 30 V. To our best knowledge, it is the state-of-the-art result ever reported for internal-matched 4.8 mm single chip GaN HEMTs power amplifier at Ku-band. 相似文献
5.
Javad Javidan S. Mojtaba Atarodi 《AEUE-International Journal of Electronics and Communications》2011,65(6):502-509
In this paper, a fully integrated 30-dBm UHF band differential power amplifier (PA) with transformer-type combiner is designed and fabricated in a 0.18-μm CMOS technology. For the high power PA design, proposed transformer network and the number of power cells is fully analyzed and optimized to find inductors dimensions. In order to improve both the linear operating range and the power efficiency simultaneously, a parallel combination of the class AB and the class C amplifier in power cells was employed. The PA delivers an output power of 29 dBm and a power-added efficiency of 24% with a power gain of 20 dB, including the losses of the bond-wires. 相似文献
6.
A 1 V, 69–73 GHz CMOS power amplifier based on improved Wilkinson power combiner is presented. Compared with the traditional one, the proposed Wilkinson power combiner could lower down the insertion loss and reduce the die area by eliminating the quarter-wavelength transmission lines while preserving the characteristics of Wilkinson power combining and good port isolation. The presented power amplifier has been implemented in 65 nm CMOS process and achieves a measured saturated output power of 10.61 dBm and a peak power added efficiency of 8.13% at 73 GHz with only 1 V power supply. The die area including pads is 1.23×0.45 mm2, while the power combiner only occupies 200×80 μm2. 相似文献
7.
《Microelectronics Journal》2014,45(6):728-733
High data rate implantable wireless systems come with many challenges, chief among them being low power operation and high linearity. A low noise amplifier (LNA) designed for this application must include high gain, low noise figure (NF) and better linearity at low power consumption within the required frequency band. The down converter also requires a passive mixer to achieve low power and better linearity. In this paper, design is based on an Impulse Response (IR) Ultra-wideband (UWB) receiver operating at (3.1–5) GHz implemented in 0.25 μm CMOS Silicon on Sapphire (SOS). This paper reports the design and measurement of a UWB receiver with a designed and measured linearity of 17 dBm, a gain of 30.5 dB and a minimum NF of 4.5 dB, which make it suitable for implantable radio applications. 相似文献
8.
In this paper, a novel digital predistortion assisted supply modulator is presented. The proposed modulator is suitable for envelope tracking power amplifiers. In this topology, a digitally controlled linear power amplifier is used to compensate the switching noise ripples of the switching modulator. The proposed structure is evaluated with a 0.18 µm CMOS process technology. The results show up to 9% static efficiency improvement in comparison with previous one-phase and two-phase architectures. It is shown that for a 5 MHz WiMAX signal with a 6.7 dB PAPR at 26.8 dBm output power, a maximum average efficiency of 73.5% is achieved in the proposed design. 相似文献
9.
Alfredo Tirado-Mendez Hildeberto Jardon-Aguilar Ruben Flores-Leal Edgar Andrade-Gonzalez Mario Reyes-Ayala 《AEUE-International Journal of Electronics and Communications》2010,64(1):66-74
In this work, a very low-harmonic distortion with high power-added efficiency (PAE) power amplifier (PA) with slotted microstrip lines is reported. The circuit is a push-pull class E amplifier, terminated with defected structures to improve the spectrum purity and efficiency. The relationship of the second and third harmonic to the fundamental is 70 and 54 dBc, respectively. The amplifier is developed with HBT medium power transistors. The circuit works at 1.8 GHz obtaining a PAE close to 60%, delivering an output power of 24 dBm with a power gain of 13.3 dB. 相似文献
10.
《Microelectronics Journal》2015,46(8):685-689
A novel low-complexity ultra-wideband UWB receiver is proposed for short-range wireless transmission communications without considering multipath effect. The receiver chip uses a low-complexity UWB non-coherent receiving system solution with the core module composed of squarer and low-pass filter. By introducing asymmetric gate series inductance and RCL parallel negative feedback loop into the two-stage push–pull amplifier, the low-noise amplification and input impedance matching at ultra-wide bandwidth were achieved. With only two inductors and self-biased function, the chip area and power consumption can be saved largely. The proposed UWB receiver chip was fabricated in a 0.18 μm RF CMOS technology. Experimental results show that it can achieve a bandwidth of 3–5 GHz, maximum receiving symbol rate of 250 Mbps, receiving sensitivity of −80 dBm and power consumption of 36 mW, providing a low-complexity and high-speed physical implementation of the short-range high-speed wireless interconnection between electronic devices in the future. 相似文献
11.
《Microelectronics Journal》2015,46(2):198-206
In this paper, a highly linear CMOS low noise amplifier (LNA) for ultra-wideband applications is presented. The proposed LNA improves both input second- and third-order intercept points (IIP2 and IIP3) by canceling the common-mode part of all intermodulation components from the output current. The proposed LNA structure creates equal common-mode currents with the opposite sign by cascading two differential pairs with a cross-connected output. These currents eliminate each other at the output and improve the linearity. Also, the proposed LNA improves the noise performance by canceling the thermal noise of the input and auxiliary transistors at the output. Detailed analysis is provided to show the effectiveness of the proposed LNA structure. Post-layout circuit level simulation results using a 90 nm RF CMOS process with Spectre-RF reveal 9.5 dB power gain, -3 dB bandwidth (BW−3dB) of 8 GHz from 2.4 GHz to 10.4 GHz, and mean IIP3 and IIP2 of +13.1 dBm and +42.8 dBm, respectively. The simulated S11 is less than −11 dB in whole frequency range while the LNA consumes 14.8 mW from a single 1.2 V power supply. 相似文献
12.
This paper presents a low-voltage low-power transmitter front-end using current mode approach for 2.4 GHz wireless communication applications, which is fabricated in a chartered 0.18 μm CMOS technology. The direct up-conversion is implemented with a current mode mixer employing a novel input driver stage, which can significantly improve the linearity and consume a small amount of DC current. The driver amplifier utilizes a transimpedance amplifier as the first stage and employs an inter-stage capacitive cross-coupling technique, which enhances the power conversion gain as well as high linearity. The measured results show that at 2.4 GHz, the transmitter front-end provides 15.5 dB of power conversion gain, output P?1 dB of 3 dBm, and the output-referred third-order intercept point (OIP3) of 13.8 dBm, while drawing only 6 mA from the transmitter front-end under a supply voltage of 1.2 V. The chip area including the testing pads is only 0.9 mm×1.1 mm. 相似文献
13.
14.
This paper presents an Ultra Wide-Band (UWB) high linear low noise amplifier. The linearity of Common Gate (CG) structure is improved based on pre-distortion technique. An auxiliary transistor is used at the input to sink the nonlinear terms of source current, resulting linearity improvement. Furthermore, an inductor is used in the gate of the main amplifying transistor, which efficiently improves gain, input matching and noise performance at higher frequencies. Detailed mathematical analysis show the effectiveness of both linearity improvement and bandwidth extension techniques. Post-layout simulation results of the proposed LNA in TSMC 0.18 µm RF-CMOS process show a gain of 13.7 dB with −3 dB bandwidth of 0.8–10.4 GHz and minimum noise figure (NF) of 3 dB. Input Third Intercept Point (IIP3) of 10.3–13 dBm is achieved which shows 8 dB improvement compared to conventional common gate structure. The core circuit occupies an area of 0.19 mm2 including bond pads, while consuming 4 mA from a 1.8-V supply. 相似文献
15.
Changsik Yoo Qiuting Huang 《Solid-State Circuits, IEEE Journal of》2001,36(5):823-830
A power amplifier for wireless applications has been implemented in a standard 0.25-μm CMOS technology. The power amplifier employs class-E topology to exploit its soft-switching property for high efficiency. The finite dc-feed inductance in the class-E load network allows the load resistance to be larger for the same output power and supply voltage than that for an RF choke. The common-gate switching scheme increases the maximum allowable supply voltage by almost twice from the value for a simple switching scheme. By employing these design techniques, the power amplifier can deliver 0.9-W output power to 50-Ω load at 900 MHz with 41% power-added efficiency (PAE) from a 1.8-V supply without stressing the active devices 相似文献
16.
This paper presents a design for a mixed-signal pulse width modulator (MSPWM) integrated circuit that targets the digital control of high-frequency switched-mode DC–DC power supplies (SMPS). Previous designs consider digital pulse width modulators (DPWM) implementations that encounter important design issues, such as power consumption, non-linearity, layout dependency, trimming capability and temperature dependency. This work presents effective solutions, suitable for large-scale production of ICs, since it combines high-precision, high-linearity and temperature-independent standard analog circuits, which are commonly offered by the semiconductor industry, with the simplicity and reuse of digital PID compensation as input. The 8-bit prototype designed for a 0.18-μm CMOS process operates at switching frequency of 2 MHz, draws only 96.25 μA from a 1.8 V supply and takes 0.029 mm2, including the non-overlapping control logic of SMPS power devices. 相似文献
17.
A cascode modulated CMOS class-E power amplifier (PA) is presented in this paper. It is shown that by applying a modulated signal to the gate of the cascode transistor the output power is modulated. The main advantage of the proposed technique is a high 35 dB output power dynamic range. The peak power added efficiency (PAE) is 35%. The concept of the cascode power control of class-E RF PA operating at 2.2 GHz with 18 dBm output power was implemented in a CMOS technology and the performance has been verified by measurements. The prototype CMOS PA is tested by single tone excitation and by enhanced data rates for GSM evolution (EDGE) modulated signal. Digital predistortion is used to linearize the transfer characteristic. The EDGE spectrum mask is met and the rms error vector magnitude (EVM) is less than 4° in the entire output power range. 相似文献
18.
《Optical Fiber Technology》2013,19(2):143-147
We theoretically analyzed the gain characteristics of an integrated semiconductor quantum dot (QD) fiber amplifier (SQDFA) by using a 2 × 2 tapered fiber coupler with a PbS QD-coated layer. The asymmetric structure of the fiber coupler is designed to have a maximum working bandwidth around 1550-nm band and provide a desired optical power ratio of the output signals. By using 600 mW of 980-nm pump, 10 dB gain of a 1550-nm signal is estimated with the gain efficiency of 4.5 dB/cm. 相似文献
19.
《Microelectronics Journal》2007,38(10-11):1070-1081
A low power high data rate wireless endoscopy transceiver is presented. Transceiver architecture, circuit topologies and design trade-offs have been considered carefully to satisfy the tight requirements of the medical endoscopy capsule: lower power consumption, high integration degree and high data rate. The prototype, implemented in 0.25 μm CMOS, integrates a super-heterodyne receiver and a super-heterodyne transmitter on a single chip together with an integrated RF local oscillator and LO buffers. The digital modulation and demodulation is also implemented in analog field and no data converters are needed for the whole endoscopy capsule. The measured sensitivity of the receiver is about −70 dBm with a data rate 256 kbps, and the measured output power of the transmitter could achieve −23 dBm with a data rate 1 Mbps. The transceiver operates from a power supply of 2.5 V, while only consuming 15 mW in receiver (RX) mode and 14 mW in transmitter (TX) mode. 相似文献
20.
In this paper, a modified class-F power-amplifier (PA) for GSM applications is designed, simulated and tested. In this design, novel symmetrical meandered lines compact microstrip resonant cell (SMLCMRC), is proposed as a new harmonics control circuit (HCC), which resulted in size compression, power added efficiency (PAE) enhancement, power gain improvement, and better linearization in the PA. In this work both of the conventional class-F amplifier and proposed amplifier with SMLCMRC is designed at 1.8 GHz. The measurements show that the proposed PA with SMLCMRC has 72.54% maximum PAE, 17.13 dB gain and the 1 dB compression point (P1dB) is about 35.1 dBm. These results show, 16.5% improvement in PAE, 1.33 dB increment in gain and 1.1 dB improvement in linearity operating range of proposed amplifier compared to the conventional PA. 相似文献