共查询到20条相似文献,搜索用时 140 毫秒
1.
设计了应用于GMSK调制,工作在2.4GHz,CMOS全差分的∑-△频率综合器.调制器中采用预补偿的分数N锁相环.推导了Ⅱ型三阶锁相环的传输函数,并指出影响环路传输函数的重要参数.介绍了校准重要的环路参数的方法.锁相环设计中采用差分调节的LC压控振荡器和全差分的电荷泵.设计的电路利用0.18μm 1P6M CMOS工艺进行仿真.由于锁相环的组成模块中采用了低功耗设计,锁相环的功耗仅为11mW左右,调制器的数据率达到2Mb/s. 相似文献
2.
3.
4.
5Gb/s 0.25μm CMOS限幅放大器 总被引:3,自引:3,他引:0
给出了一个90 0 MHz CMOS锁相环/频率综合器的设计,设计中采用了电流可变电荷泵及具有初始化电路的环路滤波器.电荷泵电流对温度与电源电压变化的影响不敏感,同时电流的大小可通过外部控制信号进行切换控制而改变.因此,锁相环的特性,诸如环路带宽等,也可通过电流的改变而改变.采用具有初始化电路的环路滤波器可提高锁相环的启动速度.另外采用了多模频率除法器以实现频率合成的功能.该电路采用0 .18μm、1.8V、1P6 M标准数字CMOS工艺实现. 相似文献
5.
6.
本文研究一种锁相环MSK调制器的性能。文中详细分析了AFC环路非线性产生相位拖尾的机理及对系统性能的影响。计算机模拟结果表明,这种相位拖尾引入的系统信噪比恶化量,在用相干解调时最大,鉴频解调时居中,而差分解调时最小。最后给出了一个工作于1.5 GHz频段的锁相环MSK调制器的硬件设计及实现。 相似文献
7.
8.
基于锁相环的高稳定性斩光器的设计 总被引:1,自引:0,他引:1
描述了一种采用锁相环来稳定斩光频率的设计方法.将斩光盘组件代替锁相环中的压控振荡器,就可以构成锁相电机控制系统,并由此得到数学模型.通过对其传输函数的分析,可以依次作出环路的奈奎斯特图、根轨迹图和波特图.通过奈奎斯特图能够了解环路的稳定条件;通过根轨迹图能进一步看到当改变环路参数时环路闭环极点在复平面上的移动情况;波特图则显示出环路的稳定余量.合理选择环路参数能保证环路的可靠锁定及良好的动态性能.经测试,应用本方案,斩光器的斩光频率能达到晶体级的稳定性(优于100×10-6/℃),相位抖动小于1%,能极好地满足相关检测技术的要求. 相似文献
9.
基于Simulink建立的CMOS电荷泵锁相环的动态模型,对电荷泵锁相环的环路参数与环路稳定性的关系进行了仿真与分析,根据分析结果确定了4GHz锁相环的环路参数,并围绕低相位噪声和低参考杂散设计了锁相环各单元电路结构。该锁相环采用SMIC 0.18m CMOS工艺进行了流片,芯片面积为675μm×700μm。测试的VCO在控制电压为0.3~1.5V时,振荡频率为3.98~4.3GHz;当分频比为1036,参考信号频率为4MHz,锁定状态下锁相环的相位噪声测量值为-120.5dBc/Hz@100kHz及-127.5dBc/Hz@1MHz;电路参考杂散约为-70dB,整体性能优良。 相似文献
10.
11.
Roger Yubtzuan Chen Hong-Yu Huang Ming-Yu Hsieh 《Circuits, Systems, and Signal Processing》2006,25(4):539-557
A complementary metal oxide semiconductor (CMOS) phase/frequency detector (PFD) is presented. An improved CMOS D-type master-slave
flip-flop is described and adopted in the PFD. Higher speed and lower power operation is attributed to the reduced node capacitance.
Charge-sharing phenomena are circumvented in the proposed flip-flop and PFD. The maximum frequency of operation of the PFD
is analytically studied. Device-sizing equations, based upon a first-order approximation, for the PFD are derived. The proposed
PFD shows improvements in both phase and frequency sensitivities at high operating frequencies. HSPICE simulations of a
phase-locked loop (PLL) employing the improved PFD demonstrate a faster frequency acquisition. The PLL simulations also verify
that the maximum operating frequency of the PFD is in agreement with our analytical results. 相似文献
12.
The design procedure of an 1-GHz phase-locked loop (PLL)-based frequency synthesizer used in IEEE 1394b physical (PHY) system is presented in this paper. The PLL’s loop dynamics are analyzed in depth and theoretical relationships between all loop parameters are clearly described. All the parameters are derived and verified by Verilog-A model, which ensures the accuracy and efficiency of the circuit design and simulation. A 4-stage ring oscillator is employed to generate 1-GHz oscillation frequency and is divided into low frequency clocks by a feedback divider. The architecture is a third-order, type-2 charge pump PLL. The simulated settling time is less than 4μs. The RMS value of period jitter of the PLL’s output is 2.1 ps. The PLL core occupies an area of 0.12 mm2, one fourth of which is occupied by the MiM loop capacitors. The total current consumption of the chip is 16.5 mA. The chip has been sent for fabrication in 0.13 m complementary metal oxide semiconductor (CMOS) technology. 相似文献
13.
Pellerano S. Levantino S. Samori C. Lacaita A.L. 《Solid-State Circuits, IEEE Journal of》2004,39(2):378-383
The adoption of dynamic dividers in CMOS phase-locked loops for multigigahertz applications allows to reduce the power consumption substantially without impairing the phase noise and the power supply sensitivity of the phase-locked loop (PLL). A 5-GHz frequency synthesizer integrated in a 0.25-/spl mu/m CMOS technology demonstrates a total power consumption of 13.5 mW. The frequency divider combines the conventional and the extended true-single-phase-clock logics. The oscillator employs a rail-to-rail topology in order to ensure a proper divider function. This PLL intended for wireless LAN applications can synthesize frequencies between 5.14 and 5.70 GHz in steps of 20 MHz. The reference spurs at 10-MHz offset are as low as -70 dBc and the phase noise is lower than -116 dBc/Hz at 1 MHz over the whole tuning range. 相似文献
14.
15.
Optimized design conditions are presented for a phase-locked loop (PLL) used as a functional block in data recovery systems with the primary function of timing recovery. A mathematical model is presented which takes into account the nonlinear and discrete-time nature of the PLL when used in data recovery applications. Performance attributes for these systems such as acquisition, tracking, and noise are considered. A systematic design procedure is presented which permits quantitative trade-offs among these performance attributes. The validation of the mathematical model and the systematic design procedure on a practical circuit implementation in CMOS technology is described 相似文献
16.
本文描述了一种低功耗低噪声大带宽锁相环路(PLL),给出了锁相环各组成单元模块的设计思路及电路结构。设计采用CMOS0.35μm工艺。压控振荡器的电源电压为3V,工作在900MHz-2GHz,典型功耗为3.4mW。电路占芯片上面积为450X400μm。 相似文献
17.
A phase-locked loop (PLL) for CMOS UltraSPARC microprocessor applications uses a loop filter referenced to a quiet power supply and achieves measured clock period jitter of ±25 ps at 360 MHz. The fully integrated CMOS PLL uses a charge-pump phase/frequency detector, a single-capacitor loop filter, and a feedforward error correction architecture. Loop characteristics are analyzed and verified by measurements. The measured sensitivity of clock period jitter to supply voltage is 2.6 ps/100 mv over an analog supply-voltage range of 1.6-2.1 V; the measured output operating frequency range is 8.5-660 MHz. Fabricated in an area of 310×280 μm2 in a 0.25-μm CMOS process, the PLL dissipates 25 mW from a 1.9-V supply 相似文献
18.
采用45 nm SOI CMOS工艺,设计了一种带有自适应频率校准单元的26~41 GHz 锁相环。该锁相环包括输入缓冲器、鉴频鉴相器、电荷泵、环路滤波器、压控振荡器、高速时钟选通器、分频器和频率数字校准单元。采用了基于双LC-VCO的整数分频锁相环,使用了自适应频率选择的数字校准算法,使得锁相环能在不同参考时钟下自适应地调整工作频率范围。仿真结果表明,该锁相环的输出频率能够连续覆盖26~41 GHz。输出频率为26 GHz时,相位噪声为-103 dBc/Hz@10 MHz,功耗为34.64 mW。输出频率为41 GHz时,相位噪声为-96 dBc/Hz@10 MHz,功耗为35.44 mW。 相似文献
19.