首页 | 本学科首页   官方微博 | 高级检索  
相似文献
 共查询到20条相似文献,搜索用时 31 毫秒
1.
An optical packet switch based on WDM technologies   总被引:6,自引:0,他引:6  
Dense wavelength-division multiplexing (DWDM) technology offers tremendous transmission capacity in optical fiber communications. However, switching and routing capacity lags behind the transmission capacity, since most of today's packet switches and routers are implemented using slower electronic components. Optical packet switches are one of the potential candidates to improve switching capacity to be comparable with optical transmission capacity. In this paper, we present an optically transparent asynchronous transfer mode (OPATM) switch that consists of a photonic front-end processor and a WDM switching fabric. A WDM loop memory is deployed as a multiported shared memory in the switching fabric. The photonic front-end processor performs the cell delineation, VPI/VCI overwriting, and cell synchronization functions in the optical domain under the control of electronic signals. The WDM switching fabric stores and forwards cells from each input port to one or more specific output ports determined by the electronic route controller. We have demonstrated with experiments the functions and capabilities of the front-end processor and the switching fabric at the header-processing rate of 2.5 Gb/s. Other than ATM, the switching architecture can be easily modified to apply to other types of fixed-length payload formats with different bit rates. Using this kind of photonic switch to route information, an optical network has the advantages of bit rate, wavelength, and signal-format transparencies. Within the transparency distance, the network is capable of handling a widely heterogeneous mix of traffic, including even analog signals.  相似文献   

2.
The design and implementation of two application specific integrated circuits used to build an ATM switch are described. The chip set is composed of the CMC which is an input/output processor of ATM cells implemented on a BICMOS 0.7 μm technology and the ICM, a 0.7 μm CMOS IC, that performs cell switching at 68 MHz. The ATM switch exploits parallelism and segmentation to perform 2.5 Gb/s switching per input/output. The main advantage of the high-speed link rates in the range of Gb/s, is the exploitation of statistical gain with bursty high peak rate sources. Another feature of the high speed ATM switches is that the number of interface devices and stages is reduced on an ATM network. To demonstrate the usefulness of the switch, an evaluation of the network efficiency improvement by using statistical gain is presented in the paper  相似文献   

3.
Large-capacity ATM switches, with switching capacity in excess of 40 Gb/s or 100 Gb/s, are becoming an essential part of network growth. To realize such switches requires technology know-how as well as implementation trade-off considerations. This article provides a system-level exploration of large-capacity ATM switches in terms of switch fabric scalability, cell buffer management, buffer design trade-off, call processing capabilities, and future trends in switch design  相似文献   

4.
This paper describes the large-scale photonic asynchronous transfer mode (ATM) switching systems being developed in NTT Laboratories. It uses wavelength division multiplexing (WDM) techniques to attack 1 TB/s throughput. The architecture is a simple star with modular structure and effectively combines optical WDM techniques and electrical control circuits. Recent achievements in important key technologies leading to the realization of large-scale photonic ATM switches based on the architecture are described. We show that we can obtain a 320 Gb/s system that can tolerate the polarization and wavelength dependencies of optical devices. Our experiments using rack-mounted prototypes demonstrate the feasibility of our architecture. The experiments showed stable system operation and high-speed WDM switching capability up to the total optical bandwidth of 12.8 nm, as well as successful 10 Gb/s 4×4 broadcast-and-select and 2.5 Gb/s 16×16 wavelength-routing switch operations  相似文献   

5.
An optical ATM switch is proposed in which cells from individual input channels are time-division multiplexed in a bit-interleave manner. This switch can easily handle multicast switching because it is based on a broadcast-and-select network. Compared to an alternative switch that uses a cell-interleave time-division multiplexing scheme, the proposed optical switch has a much simpler structure. It does not need a cell compressor at each input and a cell expander at each output, which greatly reduces hardware complexity. Feasibility analyzes showed that a 64×64 photonic ATM switch with 2.5 Gb/s input/output is possible using the proposed technology. In an experimental demonstration, 4 b cells were selected from a 55 Gb/s bit-interleave multiplexed cell stream by using a new nonlinear optical fiber switch. With its high switch throughput, our switch is a strong candidate for future large-capacity optical switching nodes  相似文献   

6.
This paper describes the work carried out in the RACE Project R2039 ATMOS (asynchronous transfer mode optical switching). The project is briefly illustrated, together with its main goal: to develop and assess concepts and technology suitable for optical fast packet switching. The project's technical approach consisted in the exploitation of the space and wavelength domains for fast routing and buffering: The major achievements are then reported. Four different switch architecture concepts have been proposed, investigated and developed, all based on a high speed optical routing matrix electrically controlled at lower speed. The basic optical key components and subsystems (wavelength converters, space switches and optical buffers) are described in detail, with the outstanding results obtained and the corresponding projected performance. In particular, system demonstration of wavelength conversion at 10 and 20 Gb/s has been realized, to show the usefulness of the ATMOS technology both to implement optimized high performance optical packet-switching fabrics as well as transparent optical circuit-routing nodes. Four rack-mounted, reduced size demonstrators of basic switching matrices have been designed and implemented scalable to real system sizes. The obtained good results in terms of bit error rate and hardware integration are reported, showing that ATM switches are feasible with state of-the-art optical technology  相似文献   

7.
A high-performance electrical asynchronous transfer mode (ATM) switching system is described with the goal of Tb/s ATM switching. The first step system was to use advanced Si-bipolar very large scale integrated (VLSI) technologies and the multichip technique. 1.0 μm bipolar SST technologies and Cu-polyimide multilayer MCM realized a 160 Gb/s throughput ATM system. The performance limitations of the 160 Gb/s system were power supply/cooling and module interconnection. The new ATM switching system, named OPTIMA-1, adopted optical interconnection/distribution to overcome the limitations and achieve 640 Gb/s. The system uses high-performance complementary metal-oxide-semiconductor (CMOS) devices and optical wavelength division multiplexing (WDM) interconnection. Combining OPTIMA-1 with optical cell-by-cell routing functions, i.e., photonic packet routing, can realize variable bandwidth links for 5 Tb/s ATM systems. This paper first reviews high-performance electrical ATM (packet) switching system architecture and hardware technologies. In addition, system limitations are described. Next, the important breakthrough technology of optical WDM interconnection is highlighted. These technologies are adopted to form OPTIMA-1, a prototype of which is demonstrated. The key technologies of the system are advanced 80 Gb/s CMOS/MCM, electrical technologies, and 10 Gb/s, 8 WDM, 8×8 optical interconnection. Details of implementation technologies are also described. Optical cell-by-cell (packet-by-packet) routing is now being studied. From the architectural viewpoint, dynamic link bandwidth sharing will be adopted. In addition, an AWG that performs cell-by-cell routing and a distributed large scale ATM system are realized. Optical routing achieves the 5 Tb/s needed in future B-ISDN ATM backbone systems  相似文献   

8.
All-Optical Switches in Optical Time-Division Multiplexing Technology: Theory, Experience and Application  相似文献   

9.
Two important system performance limitations-dynamic range and switching speed-of an integrated packet switch fabric based on low-gain semiconductor optical amplifiers (SOA's) have been examined by using cascaded blocks of an SOA model, which includes transient effect, nonlinear pulse distortion effect, and amplified spontaneous emission (ASE) noise. Low-gain SOA's were used to minimize ASE noise considering that no optical filters can be integrated in an SOA-based switch fabric. The system performance with and without a narrowband optical filter at the receiver were both studied. By assuming fixed-wavelength transmitters and no optical filter can be used at the receiving end owing to the unpredictability of arriving packet wavelengths, our simulation results indicate that the dynamic ranges of 4×4 and 8×8 SOA-based packet switches at 2.5 Gb/s can only be about 3.2 and 0.8 dB, respectively. However, at 155 Mb/s, even without a receiving-end optical filter, the dynamic range of each switch size can be increased by more than 17 dB as compared to the cases of 2.5 Gb/s. Note that the dynamic ranges were estimated under the conditions of a bit error rate (BER) ⩽10-9 and a pulse distortion ratio ⩽30%. We have also shown that, when an optical filter with a 1 nm bandwidth was used at the receiving end to simulate (1) a circuit-switched condition where the center wavelength of the filter can be adjusted according to the established circuit, or (2) a packet-switched condition where each receiver has a wavelength demultiplexer and a detector array, the dynamic range of 4×4 and 8×8 switches can be increased to 16.3 and 14 dB, respectively, at 2.5 Gb/s  相似文献   

10.
Scalable multi-QoS IP+ATM switch router architecture   总被引:2,自引:0,他引:2  
This article proposes a scalable multi-QoS IP+ATM switch router architecture. The proposed switch router is based on a core ATM switching system with multi-QoS capability. Forwarding engines and a routing engine are attached in front of the line cards of the ATM switching system. The FEs and RE are interconnected with each other via internal VCs. A novel longest matching algorithm is employed at the FE to achieve packet forwarding at wire-speed of OC-12c rate (622.08 Mb/s). Wire-speed unicast and multicast packet forwarding are performed using point-to-point and point-to-multipoint VCs in a unified way. Because FEs and RE are decoupled from the base ATM switching system, the full spectrum of ATM QoS capability is nicely applied for IP QoS control with a packet classification at the edge of the network. The core switching fabric is scalable from 40 to 160 Gb/s capacity (371 MPPS in terms of packet forwarding throughput). Feedback rate control is employed at each line card to eliminate congestion in the high-speed core switching fabric even with a small amount of buffer.  相似文献   

11.
Simultaneous all-optical high-speed wavelength switching and time demultiplexing is experimentally demonstrated using a nonlinear optical loop mirror, an integrated passive wavelength router, and fast optical space switches. With >1.2-GHz wavelength switching speeds and 2.5 Gb/s time demultiplexing speeds, both packet switching and isolated-bit extraction are demonstrated. The time switching can potentially be applied to data rates >100 Gb/s.  相似文献   

12.
Butner  S.E. Chivukula  R. 《IEEE network》1996,10(6):26-31
This article discusses the principal advantages and limitations of electronic switching in asynchronous transfer mode (ATM) networks. Key design parameters of ATM switch implementations are defined, and their relationships with respect to performance, complexity, and cost are modeled and discussed. Design and implementation experience is reported on a very high-performance four-input, four-output ATM switch that has been designed as part of the DARPA-sponsored “Thunder and Lightning” project at the University of California, Santa Barbara. This research project is focused on the design and prototype demonstration of ATM links and electronic switches operating at 40 Gb/s per link (TDM), with potential scalability to 100 Gb/s. Such aggressive link rates are near the implementation limits for electronic ATM switches; they place severe requirements on switch architecture, particularly the buffering scheme  相似文献   

13.
One of the most promising approaches for high speed networks for integrated service applications is fast packet switching, or ATM (asynchronous transfer mode). ATM can be characterized by very high speed transmission links and simple, hard-wired protocols within a network. To match the transmission speed of the network links, and to minimize the overhead due to the processing of network protocols, the switching of cells is done in hardware switching fabrics in ATM networks. A number of designs have been proposed for implementing ATM switches. Although many differences exist among the proposals, the vast majority of them are based on self-routeing multistage interconnection networks. This is because of the desirable features of multi-stage interconnection networks such as self-routeing capability and suitability for VLSI implementation. Existing ATM switch architectures can be classified into two major classes: blocking switches, where blockings of cells may occur within a switch when more than one cell contends for the same internal link, and non-blocking switches, where no internal blocking occurs. A large number of techniques have also been proposed to improve the performance of blocking and non-blocking switches. In this paper, we present an extensive survey of the existing proposals for ATM switch architectures, focusing on their performance issues.  相似文献   

14.
In future broadband communication networks the interest for purely photonic switches is due to the bandwidth mismatch between optical transmission networks and electronic switching nodes. Photonic ATM switching fabrics mainly based on wavelength-switching stages are therefore being studied, to implement high capacity switches with also concentration, multiplexing and demultiplexing functions, using state-of-the-art photonic technology. The architecture of an ATM photonic access concentrator is described in this paper, illustrating the design and implementation of its basic subsystems, the traffic concentrator and the cell multiplexer. The design guidelines are outlined in detail referring to an example, where 128 user lines at 622 Mb/s are given access to 4 outlets at 2.488 Gb/s. The corresponding implementation, based on the systematic use of cell wavelength encoding, makes use either of well-known photonic components, such as Fabry-Perot filters, fiber delay lines, splitters and combiners, either of recently developed devices, like high-speed optical gates and tunable filters and lasers. Finally, the system feasibility is demonstrated presenting the results obtained on a reduced size and speed experimental setup of the cell multiplexer  相似文献   

15.
16.
A terabit/second hierarchically multiplexing photonic asynchronous transfer mode (ATM) switch network architecture, called Terahipas, is proposed. It combines the advantages of photonics (a large bandwidth for transport of cells) and electronics (advanced logical functions for controlling, processing, and routing). It uses a hierarchical photonic multiplexing structure in which several tens of channels with a relatively low bit rate, say 2.4 Gb/s, are first time-multiplexed on an optical highway by shrinking the interval between optical pulses, then a number of optical highways are wavelength-multiplexed (or space-division multiplexed). As a result, the switch capacity can be expanded from the order of 100 Gb/s to the order of 10 Tb/s in a modular fashion. A new implementation scheme for cell buffering is used for eliminating the bottleneck when receiving and storing concurrent optical cells at bit rates as high as 100 Gb/s. This new architecture can serve as the basis of a modular, expandable, high-performance ATM switching system for future broad band integrated service digital networks (B-ISDN's)  相似文献   

17.
An 8×8 self-routing hardware switch providing 20.8 Gb/s throughput has been developed for asynchronous transfer mode (ATM) switching systems. The basic architecture of this switch is a Batcher-Banyan network. A new mechanism for data processing and distributing high-speed signals is proposed. This switching system consists of three LSIs using a 0.5-μm gate GaAs MESFET technology. These LSIs are a switching network LSI for exchanging packet cells with eight cell channels, a negotiation network for screening of cells destined for the same output port, and a demultiplexer LSI for converting the cell streams from the switching network LSI to the eight streams per channel. These LSIs are mounted in a 520-pin multichip module package. The total number of logic gates is 13.3 k, and the power dissipation is 24 W. The switching system fully operates at a data rate of 2.6 Gb/s, and its throughput is 20.8 Gb/s  相似文献   

18.
Our prototype of a fully-functional asynchronous transfer mode (ATM) switch validates the design of a 128 Gb/s optoelectronic ATM switch. Optoelectronics, rather than all optical components, are used to simultaneously address all of the specific requirements mandated by the ATM protocol. In this paper, we present the Illinois pulsar-based optical interconnect (iPOINT) testbed, and present our results obtained for the prototype switch in a working environment consisting of an optical network of Sun SPARC Stations and other local and wide-area ATM switches  相似文献   

19.
The authors describe a 0.7- mu m CMOS asynchronous transfer mode (ATM) switch circuit of 350 K transistors, the kernel of a fully autonomous 16*16 ATM switching matrix devoted to telecommunications. This matrix is able to switch ATM multiplexes with a throughput of up to 1.2 Gb/s per access line, and was implemented using 16 receiver/transmitter circuits and a control circuit. The architecture of the ATM switch circuit is based on a large embedded and shared dual-access memory. Each chip processes 4-b slices of each incoming multiplex. Seven such chips working in parallel are enough to achieve standard ATM cell switching. Up-to-date test features, such as boundary scan, built-in self-test, and redundancy were implemented in the circuit.<>  相似文献   

20.
The Asynchronous Transfer Mode (ATM) is considered to be a key technology for B-ISDN. This paper discusses VLSI trends and how VLSI's can be applied to realize ATM switching node systems for B-ISDN. Implementing a practical ATM node system will require the development of technologies such as high-throughput ATM switch LSI's with up to 10 Gb/s capacity and SDH termination technology based on optical fiber transmission. An ATM traffic-handling mechanism with Quality of Service (QoS) controls such as ATM layer performance monitoring, virtual channel handling, usage parameter control, and VP shaping requires several hundred thousand logic gates and several megabytes of high-speed static RAM; VLSI's must be introduced if such mechanisms are to be implemented. ATM node system architecture is based on design principles of a building-block-type structure and hierarchical multiplexing. The basic ATM call handling module, the AHM, is composed mainly of a line termination block and a self-routing switch block; we analyzed this module from the viewpoint of the amount of hardware it requires. Finally, future ATM node systems are discussed on the basis of 0.2-μm VLSI development trends and hardware requirements such as the need for ultrahigh integration of logic gate with memory, multichip modules, and low power dissipation technology  相似文献   

设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号