共查询到19条相似文献,搜索用时 828 毫秒
1.
离散余弦反变换是数字音视频解码算法的关键模块,研究IDCT算法的实现对提高AVS解码器速度有着重要的意义.本文主要研究了IDCT在DSP上的一种快速实现方法.论文选用TI公司TMS320DM642作为开发平台,根据DSP的特性和存储结构的特点,实现了一种适合该芯片的IDCT快速算法,极大提高了AVs解码系统的性能. 相似文献
2.
离散余弦反变换是数字音视频解码算法的关键模块,研究IDCT算法的实现对提高AVS解码器速度有着重要的意义。本文主要研究了IDCT在DSP上的一种快速实现方法。论文选用TI公司TMS320DM642作为开发平台,根据DSP的特性和存储结构的特点,实现了一种适合该芯片的IDCT快速算法,极大提高了AVS解码系统的性能。 相似文献
3.
4.
5.
设计实现了基于DM642的G.729A语音解码系统,着重利用存储器系统优化、软件流水优化、线性汇编优化和内联函数优化降低了代码的运算复杂度并减小系统延迟,提高语音解码系统的整体性能.经测评,优化后的解码器能够实现多媒体语音和数据的同步实时传输. 相似文献
6.
针对H.264/AVC解码器中运动补偿模块存取密集、计算复杂度高的特点,对参考数据读取方式和亚像素插值计算进行了一系列优化,提出了运动补偿参考数据读入的并行机制和亚像素插值的优化算法.在不降低图像质量的前提下,大大提高了解码速度,TI DM642DSP平台下仿真结果表明优化后的运动补偿模块的计算速度提高为原来的19倍. 相似文献
7.
8.
斜弱视训练的手段随着感知觉学习理论的发展,采用多媒体训练的方法日趋丰富.通过利用H.264编码技术构建基于网络的远程视觉训练系统,方便医患双方信息交互,提高实时性.训练中心采用TI的TI532DM642实现实时压缩编码,然后通过高性能服务器和远程终端交互,传输训练码流到终端并解码显示用于训练.并通过对图像序列的参数提取优化算法,获取特征参数,简化模式选择过程,提高系统性能. 相似文献
9.
在自主开发的以TMS320DM642为核心的嵌入式MPEG-4监控平台上,通过对C代码和汇编代码的优化,以及存储空间的分配等手段,实现了系统对视频解码的实时性要求. 相似文献
10.
11.
12.
Han Y.S. Hartmann C.R.P. Chih-Chieh Chen 《IEEE transactions on information theory / Professional Technical Group on Information Theory》1993,39(5):1514-1523
The authors present a novel and efficient maximum-likelihood soft-decision decoding algorithm for linear block codes. The approach used here converts the decoding problem into a search problem through a graph that is a trellis for an equivalent code of the transmitted code. A generalized Dijkstra's algorithm, which uses a priority-first search strategy, is employed to search through this graph. This search is guided by an evaluation function f defined to take advantage of the information provided by the received vector and the inherent properties of the transmitted code. This function f is used to reduce drastically the search space and to make the decoding efforts of this decoding algorithm adaptable to the noise level. For example, for most real channels of the 35 000 samples tried, simulation results for the (128,64) binary extended BCH code show that the proposed decoding algorithm is fifteen orders of magnitude more efficient in time and in space than that proposed by Wolf (1978). Simulation results for the (104, 52) binary extended quadratic residue code are also given 相似文献
13.
14.
Decoding the Golay code with Venn diagrams 总被引:1,自引:0,他引:1
Blaum M. Bruck J. 《IEEE transactions on information theory / Professional Technical Group on Information Theory》1990,36(4):906-910
A decoding algorithm, based on Venn diagrams, for decoding the [23, 12, 7] Golay code is presented. The decoding algorithm is based on the design properties of the parity sets of the code. As for other decoding algorithms for the Golay code, decoding can be easily done by hand 相似文献
15.
Shyue-Win Wei Che-Ho Wei 《IEEE transactions on information theory / Professional Technical Group on Information Theory》1990,36(3):692-695
An algebraic decoding method for triple-error-correcting binary BCH codes applicable to complete decoding of the (23,12,7) Golay code has been proved by M. Elia (see ibid., vol.IT-33, p.150-1, 1987). A modified step-by-step complete decoding algorithm of this Golay code is introduced which needs fewer shift operations than Kasami's error-trapping decoder. Based on the algorithm, a high-speed hardware decoder of this code is proposed 相似文献
16.
17.
18.
Algebraic decoding of the (32, 16, 8) quadratic residue code 总被引:1,自引:0,他引:1
Reed I.S. Yin X. Truong T.-K. 《IEEE transactions on information theory / Professional Technical Group on Information Theory》1990,36(4):876-880
An algebraic decoding algorithm for the 1/2-rate (32, 16, 8) quadratic residue (QR) code is found. The key idea of this algorithm is to find the error locator polynomial by a systematic use of the Newton identities associated with the code syndromes. The techniques developed extend the algebraic decoding algorithm found recently for the (32, 16, 8) QR code. It is expected that the algebraic approach developed here and by M. Elia (1987) applies also to longer QR codes and other BCH-type codes that are not fully decoded by the standard BCH decoding algorithm 相似文献
19.
通过分析H.264软件解码器的结构和复杂度,确定了解码器在优化过程中的重点和难点,并结合TMS320DM642DSP性能特点,详细讨论了在TMS320DM642DSP平台上H.264解码器所采用的优化方法。这些方法主要涉及提高程序代码的并行性和增强存储器访问的效率,重点是运动补偿、IDCT等关键模块的优化。通过实验结果表明,本解码器可以实现CIF格式视频流的实时解码。 相似文献