共查询到19条相似文献,搜索用时 46 毫秒
1.
文章主要介绍安捷伦HFCT-5942型2.488 Gbit/s LC小封装光纤收发模块与三大Mux/DeMux芯片厂商的芯片互操作性及在多种速率下运行的结果.文中给出了三种不同应用的参考设计,它们的关键之处在于用HFCT-5942光纤收发模块分别与以下芯片相组合: 相似文献
2.
3.
4.
Mark Chang 《电子产品世界》2002,(14):18-20,27
引言 本文介绍了安捷伦HFCT-5942 2.488Gb/s LC小封装光纤收发模块与三大Mux/DeMux(复用/解复用)芯片厂商的芯片的互操作性及多种速率下的结果.HFCT-5942是符合工业标准的、封装形式为2×10双列直插的短距离单模光纤收发模块,用于SONET和SDH. 相似文献
5.
Mark Chang 《电子设计技术》2002,(7)
本文介绍了几种不同的OC-48物理层设计解决方案。在这些方案中,将HFCT-5942的应用与不同物理层芯片相组合。同时介绍了中、短距离应用的OC-48 SONET端口 相似文献
6.
本文介绍了10Gb/s光收发模块的封装技术。准平面封装技术非常适合于大规模制造的老器件,已广泛应用于各类激光器和接收器中。 相似文献
7.
8.
9.
10.
11.
12.
Momtaz A. Jun Cao Caresosa M. Hairapetian A. Chung D. Vakilian K. Green M. Wee-Guan Tan Keh-Chee Jen Fujimori I. Yijun Cai 《Solid-State Circuits, IEEE Journal of》2001,36(12):1964-1973
This paper presents the first fully integrated, SONET OC-48 (2.488/2.666 Gb/s) transceiver using a standard CMOS process. Careful design methodology combined with a standard CMOS technology allows performance exceeding SONET requirements with the added benefits of reduced power dissipation, higher integration levels, and simplified manufacturability as compared to other fabrication technologies. This chip, designed using a standard 0.18-μm CMOS technology, has a total power dissipation of 500 mW and an rms jitter of 1 ps 相似文献
13.
14.
Bae H.-M. Ashbrook J.B. Park J. Shanbhag N.R. Singer A.C. Chopra S. 《Solid-State Circuits, IEEE Journal of》2006,41(11):2541-2554
A maximum-likelihood sequence estimation (MLSE) receiver is fabricated to combat dispersion/intersymbol interference (chromatic and polarization mode), noise (optical and electrical), and nonlinearities (e.g., fiber, receiver photodiode, or laser) in OC-192 metro and long-haul links. The MLSE receiver includes a variable gain amplifier with 40-dB gain range and 7.5-GHz 3-dB bandwidth, a 12.5-Gb/s 4-bit analog-to-digital converter, a dispersion-tolerant phase-locked loop, a 1:8 demultiplexer, and a digital equalizer implementing the MLSE algorithm. The MLSE receiver achieves more than 50% reach extension at signal-to-noise levels of interest as compared to conventional clock data recovery systems 相似文献
15.
16.
便携式战场侦察雷达具有小功率、低截获、高灵敏度、结构灵巧、架拆迅速、配置人员少等特点,不仅适用于战场前沿,也适用于和平时期的很多场合,因此越来越被人们关注。收发系统作为便携式战场侦察雷达的重要组成部分,其功耗、体积、重量均为工程设计的重点。文章论述了收发系统集成模块化及微型化的设计方法。该收发系统按集成模块化设计后总重量为4.4kg,体积为300mm×200mm×100mm。 相似文献
17.
阐述了DMA05-48/100整流模块控制芯片替换实现的硬件解决方案.通过对DMA05-48/100整流模块新老控制芯片Atmega325P与Intel87C196KB的分析与比较,实现了硬件的替换设计,重点分析了替换的方法和步骤. 相似文献
18.
19.
Bagheri M. Kong D.T. Holden W.S. Irizarry F.C. Mahoney D.D. 《Networking, IEEE/ACM Transactions on》1993,1(3):282-285
The authors present a byte-interleaving architecture for generating higher-order signals in the synchronous optical network (SONET) digital hierarchy and report on the implementation and system performance results of an experimental 2.488 Gbit/s SONET STS-3c to STS-48 (OC-48) byte multiplexer/scrambler and STS-48 (OC-48) to STS-3c byte demultiplexer/descrambler. The proper operation of the byte multiplexer and demultiplexer has been verified in an OC-48 experiment with a bit error rate (BER) of less than 10-14. It is shown that the byte-interleaving architecture leads to a simple and modular implementation of higher-rate interfaces (such as OC-192 at 9.95 Gbit/s) using state-of-the-art technologies 相似文献