共查询到20条相似文献,搜索用时 15 毫秒
1.
2.
弹载开环光纤陀螺V/F变换器设计 总被引:2,自引:2,他引:0
为解决弹载开环光纤陀螺(O-FOG)信号数字化问题,介绍一种高精度低成本的电压/频率(V/F)变换器,它能在全温度范围内工作而无需温控,对其技术要求、实现方法、工作原理和提高精度的措施等进行了讨论.该电路采用仪表放大器AD620作为前置放大级,实现V/I变换,后端采用全电流积分、电荷平衡变换方式,实现L/F变换,它可对输入信号进行连续积分,不会丢失姿态信息.由于弹上能源紧张,利用通用电源±15V(模拟集成电路用),产生双向恒流源复位,避免了单恒流源需要隔离电源(三通道电路需增加3个隔离的+12V)的麻烦.经过对原理样机进行高低温性能测试,得到了满意的结果. 相似文献
3.
A new high-performance analogue-type frequency/voltage (F/V) convertor is suggested. The proposed convertor shows good linearity and low ripple in a wide range from low to medium frequency. It has great simplicity and good dynamic response as fast as a high-performance digital F/V convertor. 相似文献
4.
A new voltage/current convertor (VCCS) using a translinear loop and two current mirrors is described. This convertor has two bipolar outputs, and two different loads can be used. The properties of this convertor are presented for direct current and sinusoidal input signals. 相似文献
5.
6.
A new current-mode CMOS algorithmic analogue-to-quaternary data convertor circuit has been realised in a standard polysilicon-gate CMOS technology. This circuit accepts an analogue current input and develops a set of quaternary, base-four, output currents. A single type of convertor cell may be cascaded to the desired number of quaternary output digits. The reference current that defines the full scale input range may be set externally. This circuit is input-output compatible with other previously described VLSI-compatible current-mode CMOS quaternary threshold logic and memory circuits.<> 相似文献
7.
A bipolar current-to-current convertor (CCCS) using a PNP-NPN translinear loop and two current mirrors is described. This convertor has a virtual earth input, and may be used to realise voltage-current conversion (VCCS). This convertor configuration enables us to obtain a wideband frequency response. The characteristics of a practical current source are presented. 相似文献
8.
A new phase-locked-loop type frequency synthesiser is described and tested which employs a digital-analogue convertor to give very rapid coarse frequency switching and optimum lock in speed anywhere in a wide frequency range. The experimental results are in good agreement with theory. 相似文献
9.
A new differential voltage?current convertor is proposed, which achieves high linearity and is substantially temperature independent. The effects of transistor mismatches and of limited current gain are analysed. Experimental results are given which show a considerable improvement over previous circuits. 相似文献
10.
A circuit consisting of a negative-impedance convertor, suitable for the realisation of an inductor, is presented. For a certain circuit condition the realisation is independent of frequency, and by the variation of a single capacitor the inductance value of the inductor can be varied over a wide range while the resistive part remains constant. Both the inductance and the associated resistive part are shown to be frequency-dependent if this condition is not exactly satisfied. 相似文献
11.
12.
A floating-negative-impedance convertor and a generalised impedance convertor are described. The circuits use a practical realisation of the CCII+ type current conveyor, the design being based on a differential input/output transadmittance cell. 相似文献
13.
Lei Zhou Danyu Wu Fan Jiang Jin Wu Zhi Jin Xinyu Liu 《Analog Integrated Circuits and Signal Processing》2013,74(2):491-498
High speed digital to analog convertor (DAC) is a key component in software defined radio systems, digital radars and wide band arbitrary waveform generators. In those applications, the performance of the DAC, especially the wideband dynamic range, is important in determining the system performance. In this paper we present a high speed 12 bit current steering DAC with optimized wideband performance. Theoretical analysis and optimizing strategy are present in this paper along with circuit details and measurement results. Experimental results reveal the proposed circuit is capable to operate up to 1.1 GSps. The measured spurious free dynamic range (SFDR) at low frequency is above 70 dBc at 1.1 GHz of sample rate. The SFDR is better than 56 dBc from DC to Nyquist frequency. 相似文献
14.
15.
16.
基于FPGA的高分辨率D/A转换器的实现 总被引:1,自引:0,他引:1
为增强FPGA(现场可编程门阵列)对模拟信号的处理能力,扩展FPGA的应用范围,介绍了一种基于FPGA实现高分辨率D/A转换器的技术。利用FPGA内部PLL(锁相环),提高时钟信号的计数频率,从而提高PWM(脉宽调制)信号的基波频率,通过5阶巴特沃斯低通滤波器,实现14位高分辨率D/A转换器。阐述了PWM实现D/A转换器的理论基础和实际应用注意事项,该方法已用于实际D/A转换器系统,具有精度高、误差小的优点,对于FPGA的实际应用具有一定的指导意义。 相似文献
17.
18.
Integrated optical, acoustically tunable wavelength filter 总被引:3,自引:0,他引:3
Frangen J. Herrmann H. Ricken R. Seibert H. Sohler W. Strake E. 《Electronics letters》1989,25(23):1583-1584
A TM/TE convertor is combined with a TE-pass polariser on a common LiNbO/sub 3/ chip to obtain an integrated optical, acoustically tunable wavelength filter. Its tuning range is 1.45-1.57 mu m wavelength with a filter half-width of 2.8 nm. Due to the combined acoustical/optical strip guide structure used in the mode convertor, a very low acoustic drive power of only 9 mW is required.<> 相似文献
19.
The authors present an increased swing convertor. It features the switching supply of the input stage, which enables a low operating voltage ratio Vint/Vext(<0.4) to be achieved without consuming DC current. With parallel driving, speed performance is improved 相似文献
20.
《Solid-State Circuits, IEEE Journal of》1982,17(5):919-924
The SITL (static induction transistor logic), which operates in the bipolar mode, has the smallest PD (power delay) product in silicon technology because of the use of an extremely pure epitaxial layer. In this paper, as SITL device is which the gate and drain are self-aligned is described, centering on the DC characteristics and operation limit. It is concluded that the drain current of SIT is limited by the thermionic emission mode in a low-current region of about 1 nA over a wide temperature range, and that logic operation is limited by the effective current gain /spl beta//SUB eff/ in the low-power region. Designing SITL suitably for wide temperature and power range, the authors have developed a monolithic watch IC having an oscillation frequency of 2 MHz and a current consumption of 3.5 /spl mu/A, and including bipolar circuitry on the same chip. 相似文献