无线通信的新发展—软件无线电

在无线应用领域,软件无线电现在已经成为一个重要的研究课题,本文阐述了软件无线电的发展历史,概念,基本结构及其关键技术,并对软件无线电的技术前景做了展望。     

Advances in Digital Front-End and Software RF Processing： Part II

In the first editorial of this two-part special issue, we pointed out that one of the biggest trends in wireless broadband, radar, sonar, and broadcasting technology is software RF processing and digital front-end [1]. This     

Advances ,n Digital Front-End and Software RF Processing： Part I

One of the biggest technology trends in wirelessbroadband, radar, sonar, and broadcasting systems issoftware radio frequency processing and digitalfront-end. This trend encompasses a broad range oftopics, from circuit design and signal processing to systemintegration. It includes digital up-conversion (DUC) and     

软件无线电关键技术分析

作为当今无线通信领域的新技术——软件无线电SDR(Software-Defined Radio)应用前景十分广阔,正引起国内外越来越多的关注.本文介绍了软件无线电的概念、特点及体系结构,分析了软件无线电的关键技术,阐述了软件无线电的发展应用前景.     

软件无线电关键技术分析

作为当今无线通信领域的新技术——软件无线电SDR（Soflware—Defined Radio）应用前景十分广阔,正引起国内外越来越多的关注。本文介绍了软件无线电的概忿特点及体系结构,分析了软件无线电的关键技术,阐述了软件无线电的发展应用前景。     

软件无线电SDR的关键技术研究

作为当今无线通信领域的新技术--软件无线电SDR(Software-Defined Radio)应用前景十分广阔,正引起国内外越来越多的关注.本文介绍了软件无线电的概念、发展与现状,分析了软件无线电的关键技术及对策,并对当前软件无线电应用所面临的问题作了探讨.     

Software Simulation in GSM Environment and Hardware Implementation of Improved Multi—band Excitation Vocoder

ＳｏｆｔｗａｒｅＳｉｍｕｌａｔｉｏｎｉｎＧＳＭＥｎｖｉｒｏｎｍｅｎｔａｎｄＨａｒｄｗａｒｅＩｍｐｌｅｍｅｎｔａｔｉｏｎｏｆＩｍｐｒｏｖｅｄＭｕｌｔｉｂａｎｄＥｘｃｉｔａｔｉｏｎＶｏｃｏｄｅｒＫｕａｎｇＪｉｎｇｍｉｎｇＬｉＦｅｎｇＬｉｕＢｏｔａｏ（Ｅ...     

Overview of Energy-Efficient Successive-Approximation Analog-to-Digital Converters： State-of-the-Art and a Design Example

This paper makes a review of state-of-the- arts designs of successive-approximation register analog-to-digital converters （SAR ADCs）. Methods and technique specifications are collected in view of innovative ideas. At the end of this paper, a design example is given to illustrate the procedure to design an SAR ADC. A new method, which extends the width of the internal clock, is also proposed to facilitate different sampling frequencies, which provides more time for the digital-to-analog convert （DAC） and comparator to settle. The 10 bit ADC is simulated in 0.13 μm CMOS process technology. The signal-to-noise and distortion ratio （SNDR） is 54.41 dB at a 10 MHz input with a 50 MS/s sampling rate, and the power is 330 μW.