共查询到19条相似文献,搜索用时 125 毫秒
1.
二极管箝位式多电平逆变器PWM控制技术分析 总被引:2,自引:0,他引:2
高压多电平逆变器是高压变频技术领域中发展的一个新分支,本文基于对五电平逆变器控制分析,介绍了二极管箝位式多电平逆变器的单脉冲控制、基于载波的SPWM控制和一种用于五电平逆变器的复式(混合式)控制,并在国外中压交流异步电动机上进行了仿真分析,给出了相应结果。 相似文献
2.
3.
4.
在中高压大功率场合级联H桥多电平逆变器受到了越来越多的关注。混合级联多电平逆变器是传统级联多电平逆变器拓扑的改进,它的直流侧电压幅值不同。混合级联多电平逆变器最大的优点是在得到相同电平数目的情况下,大大减少了独立直流电源的数目。但是,在一些应用场合,直流电源只能为一个。针对这个问题,在直流侧加入高频环节,得到了一种新型的混合级联多电平逆变器,实现了单直流电源供电,而且这种逆变器的输出电压THD较低,系统体积小。文中首先介绍了基于高频环节混合级联多电平逆变器的电路结构,分析了该结构功率分布问题,针对最近电平逼近调制策略下的输出电压低次谐波较大的问题,改进了控制方法,最后通过软件仿真验证了改进控制方法的可行性。 相似文献
5.
增加逆变器的电平数是将逆变技术应用到高压大容量场合有效的解决方案.但是随着电平数的增加,其空间矢量调制算法(SVPWM)也越来越复杂.本文在研究2电平逆变器与任意电平逆变器之间的SVPWM本质联系的基础上,提出了一种基于矩阵变换的多电平SVPWM算法.采用最近相邻三矢量(NTV)合成原则,任意电平SVPWM控制中矢量选择和作用时间都可由2电平逆变器的矢量作用时间的计算结果获得,并且推导出任意电平SVPWM算法与2电平SVPWM算法可以通过一个线性矩阵转换.最后,仿真分析了算法的可移植性问题,实验验证了算法满足多电平控制系统中的实时性要求. 相似文献
6.
7.
三电平逆变器输出电压波形比两电平逆变器增加一个台阶,其谐波含量低、波形质量好,有利于实现输出电压的正弦化,且单个开关管承受的电压应力小,适合向高压大容量方向发展。内置式永磁同步电机(IPMSM)为三相正弦波输入控制,用三电平逆变器来驱动IPMSM,有利于减少IPMSM的转矩脉动,实现高性能的调速控制。对基于三电平逆变器的IPMSM矢量控制技术进行了研究,建立了系统仿真模型。仿真结果表明:该系统的三电平逆变器输出电压波形正确,IPMSM的转速能准确跟踪参考转速,电机动态、稳态性能良好。 相似文献
8.
混合型多电平逆变器是最近发展起来的一种多电平改进模式。本文根据混合型多电平逆变器电路结构实现方式的不同,将其分为混合电平式逆变器和混合单元式逆变器,分析了这两类逆变器电路拓扑结构的特点,提出了一种可有效克服高压单元功率器件电压应力、消除低压单元电流倒灌问题的设计方法。仿真实验证明了该方法是有效性。 相似文献
9.
10.
11.
介绍模块化多电平逆变器的拓扑结构和工作原理,根据模块化多电平逆变器的特性及在高压大功率场合中的应用,采用基于排序法的电容均压控制算法与最近电平逼近调制策略相结合以实现电容电压的平衡和系统的稳定。采用上述的控制策略在 MATLAB‐Simulink仿真平台下搭建7电平的逆变器仿真模型,通过对子模块电容电压波动分析及逆变器输出电压电流谐波畸变率分析,结果表明最近电平逼近调制策略下换流器输出的波形质量高,谐波含量少,子模块电容电压波动小,验证了所采用的均压控制策略和最近电平逼近调制策略的合理性和有效性。 相似文献
12.
13.
多电平SPWM变频器中共模电压抑制技术的研究 总被引:7,自引:1,他引:7
鉴于两电平变频器输出的共模电压只能依靠外接滤波器进行消除,研究了三电平PWM变频器中共模电压的抑制技术。利用三电平变频器的有效开关状态,分析了三电平变频器中产生共模电压的原因,得出奇数电平变频器可以通过软件的方法来抑制共模电压的结论。针对常用的变频器控制策略一SPWM,提出了降低和消除共模电压的改进策略,并用仿真结果验证了其正确性。文中还给出了不同的调制策略对电动机性能影响的比较,验证了所提策略的可用性。 相似文献
14.
15.
16.
17.
18.
This paper presents a characteristics comparison of a high‐frequency multilevel inverter connected with small‐ capacity filter inverters. In general, PWM inverters require a low‐pass filter in order to reduce switching harmonics. However, in the high‐frequency systems such as class D power amplifiers, the cutoff frequency of the low‐pass filter must be set at high frequency. Thus, harmonic distortion of the output voltage is enlarged to a harmful level. Increasing the number of output voltage levels is effective in reducing the harmonic distortion of the output voltage and the low‐pass filter size. The proposed systems consist of a five‐level inverter and several cascade‐connected low‐voltage full bridge inverters without any external DC power sources for filtering the output voltage. The five‐level inverter generates a stepwise waveform with five‐level voltage, and the low‐voltage filter inverter superimposes harmonic components to compensate for the voltage waveform distortion. Therefore, the proposed system can reduce its total switching loss and can increase the number of the output voltage levels. In this paper, the effectiveness of the proposed systems is verified through several experiments. © 2007 Wiley Periodicals, Inc. Electr Eng Jpn, 161(3): 58–65, 2007; Published online in Wiley InterScience ( www.interscience.wiley.com ). DOI 10.1002/eej.20373 相似文献
19.
Recent trends in the multi-level inverter (MLI) technology demand reduced number of switches, driver circuits, isolated DC sources, peak inverse voltage (PIV), appreciable number of voltage level, and lower total harmonic distortion. This paper presents an improved cascaded MLI configuration. Each module comprises ten switches, two isolated DC sources, and two capacitors; it can generate a maximum of 9-level output voltage waveform. Optimized switching sequence is developed that ensures minimum switching transitions and is implemented through single-carrier pulse width modulation for the control of the proposed topology. The classical cascaded H-bridge inverter and some recently developed MLI configurations were compared with the proposed inverter circuit. Results show that the proposed inverter configuration generates high number of output voltage levels with reduced number of power switches and PIV. It also has a lower per-unit power loss profile. Unit capacitor voltage balancing scheme is developed, which ensures proper control of the unit step voltage level in each of the cascaded modules, at extreme loading condition. For two cascaded inverter modules, simulation and experimental verifications are carried out on the proposed inverter for an R–L load. Simulation results of the output voltage waveforms and its harmonic spectrum are in conformity with experimental results. 相似文献