共查询到20条相似文献,搜索用时 125 毫秒
1.
2.
3.
4.
5.
6.
本文报道了退火对非掺LEC SI GaAs晶片的电学性能和均匀性的影响。在850℃以上退火,晶片横截面上的平均迁移率由原生晶体的2.64×10~3cm~2/V·s提高到5.72×10`3cm~2/V·s,其中某些测量点达6.68×10~3cm~2/V·s,横向不均匀性由32%减少到6%,电阻率不均匀性由30%减少到10%。观察到晶片退火时间过长,性能反而下降。 基于上述实验结果,对退火改善晶体性能的机理进行了分析和讨论。 相似文献
7.
本文报道了整锭热退火对IEC-SI-GaAs单晶特性的影响.研究发现,在950℃温度和5小时条件下,对SI-GaAs单晶整锭热退火后,单晶的电阻率、迁移率、霍尔浓度、位错密度和电子陷阱El2浓度的分布均匀性有所改善,并且El2浓度和迁移率平均值经热退火后有所提高. 相似文献
8.
9.
10.
11.
氧化钒薄膜制备后需要进行退火处理以降低非晶态氧化钒薄膜的方阻大小并改善薄膜结晶特性。传统退火方式时间较长且退火过程会导致器件性能降低。本文主要利用激光精确控制的特点处理氧化钒薄膜,通过平顶光路系统改变激光功率、高斯光斑形貌以及光斑的重叠率对氧化钒薄膜进行退火处理,主要研究了激光能量密度以及光斑重叠率对氧化钒薄膜的方阻,表面粗糙度以及结晶度的影响。实验结果表明激光功率为0.7 W,光斑重叠率为93.33%,光斑能量密度为62.2 mJ/cm2时,退火氧化钒薄膜的方阻值明显降低,薄膜表面光滑且氧化钒结晶度较好。 相似文献
12.
13.
14.
复合衬底CdTe/ZnTe/Si的晶体质量是导致随后外延的HgCdTe外延膜高位错密度的主要原因之一,因此如何提高复合衬底CdTe/Si晶体质量是确保硅基碲镉汞走上工程化的关键所在。降低复合衬底CdTe/Si位错密度方法一般有:生长超晶格缓冲层、衬底偏向、In-situ退火和Ex-situ退火等,本文主要研究Ex-situ退火对复合衬底CdTe/Si晶体质量的影响。研究表明复合衬底经过Ex-situ退火后位错密度最好值达4.2×105cm-2,双晶半峰宽最好值达60arcsec。 相似文献
15.
J. D. Benson S. Farrell G. Brill Y. Chen P. S. Wijewarnasuriya L. O. Bubulac P. J. Smith R. N. Jacobs J. K. Markunas M. Jaime-Vasquez L. A. Almeida A. Stoltz U. Lee M. F. Vilela J. Peterson S. M. Johnson D. D. Lofgreen D. Rhiger E. A. Patten P. M. Goetz 《Journal of Electronic Materials》2011,40(8):1847-1853
High-quality (112)B HgCdTe/Si epitaxial films with a dislocation density of ??9 × 105 cm?2 as determined by etch pit density (EPD) measurements have been obtained by thermal cyclic annealing (TCA). The reduction of the dislocation density by TCA has led to a simple rate-equation-based model to explain the relationship between dislocation density and TCA parameters (time, temperature, and number of anneals). In this model, dislocation density reduction is based on dislocation coalescence and annihilation, assumed to be caused by dislocation motion under thermal and misfit stress. An activation energy for dislocation motion in n-type (112)B HgCdTe/Si of 0.93 ± 0.1 eV was determined. This model with no adjustable parameters was used to predict recent TCA annealing results. 相似文献
16.
本文利用与退火条件有关的离子注入杂质分布,得到了在硅中硼离子注入退火条件对载流子表面迁移率的影响。还得到了硼离子注入薄层电阻与注入条件及退火情况的关系。在这些关系中,注入剂量对迁移率及薄层电阻有最主要的影响。这些结果可在设计和制造VLSI中用以确定工艺条件。 相似文献
17.
热处理和淬火的未掺杂半绝缘LEC GaAs的均匀性 总被引:2,自引:0,他引:2
对未掺杂原生LECSIGaAs单晶在500~1170℃温度范围进行了单步、两步和三步热处理及淬火,研究了这种热处理对EL2分布的影响,并检测了位错和As沉淀的变化。结果表明,650℃以上温度的热处理可以改善EL2分布均匀性,且在650~950℃温度范围的热处理中,EL2均匀性的改善与热处理后的降温速率无明显联系。此外,两步或三步热处理的样品中EL2分布甚至比单步热处理样品中更优。950℃以下的热处理和淬火对位错和As沉淀无明显影响。但是1170℃热处理井淬火后位错密度增加大约30%,As沉淀消失。对经1170℃淬火的样品再进行80O℃或950℃的热处理,As沉淀重新出现。EL2分布的变化可能与点缺陷、位错和As沉淀的相互作用有关。文中提出了这种相互作用的模型,利用该模型可解释不同条件热处理后EL2分布的变化。 相似文献
18.
B.L Yang Erin C Jones Nathan W. Cheung Jiqun Shao H Wong Y.C Cheng 《Microelectronics Reliability》1998,38(9):1489-1494
n+/p ultra-shallow junctions formed by PH3 plasma immersion ion implantation (PIII) have been studied and diodes with good electrical characteristics have been obtained. The influence of annealing conditions and carrier gas on junction depth and sheet resistance have been studied. It is found that a higher content of H and/or He in silicon can slow down the diffusion of phosphorus and the activation ability of implanted dopant ions in silicon; a shallower junction can been obtained with He rather than H2 as the carrier gas; and the influence of annealing at 850°C for 20 s on sheet resistance is opposite to that of annealing at 900°C for 6 s on sheet resistance. In addition, mechanisms of unusual electrical characteristics for some diodes are discussed and analyzed in this paper. 相似文献
19.
工业纯钛板激光冲击形变的特征微结构 总被引:1,自引:0,他引:1
用输出波长为1064nm、脉冲宽度为20ns的调Q钕玻璃激光器对TA2工业纯钛板料进行了激光连续冲击无模弯曲形变试验,用扫描电镜(SEM)和透射电镜(TEM)分析了激光冲击变形全断面的特征微结构。根据变形区的应力状态,观察到3种主要的特征微结构。一是位于压缩应变区域的近纳米级微孪晶栅,认为是由接近同一方向的高密度层错聚集的产物;同时由于新生微结构之间的交互作用而诱发的第三类微观内应力,在基体间形成高密度的位错网络和位错胞。二是同在压缩应变区域,在超高应变率和强大的冲击能量作用下局部切变诱发的α→α′的逆相变。三是在激光冲击超高速形变条件下,受高度约束的HCP晶系材料塑性变形阻力增大,在拉伸变形区域诱发沿解理方向的局部层状集群滑移现象。上述3种现象源于激光冲击形变时材料微观约束条件和形变方式,造成形变区域微结构和硬度的不均匀性,在重复冲击条件下,不利于钛板的均匀变形。 相似文献
20.
We investigate the effect of the number of laser pulses on the formation of p+/n silicon ultra-shallow junctions during non-melt ultra-violet laser (wavelength, 355 nm) annealing. Through surface peak temperature calculating by COMSOL Multiphysics, the non-melt laser thermal annealing is performed under the energy density of 130 mJ/cm2. We demonstrate that increasing the number of laser pulses without additional pre-annealing is an effective annealing method for achieving good electrical properties and shallow junction depth by analyzing sheet resistance and junction depth profiles. The optimal number of laser pulses is eight for achieving a high degree of activation of dopant without further increase of junction depth. We have also explained the improved electrical characteristics of the samples on the basis of fully recovered crystallinity as revealed by Raman spectroscopy. Thus, it is suggested that controlling the number of laser pulses with moderate energy density is a promising laser annealing method without additional pre-annealing. 相似文献