共查询到20条相似文献,搜索用时 15 毫秒
1.
Hirose T. Kuriyama H. Murakami S. Yuzuriha K. Mukai T. Tsutsumi K. Nishimura Y. Kohno Y. Anami K. 《Solid-State Circuits, IEEE Journal of》1990,25(5):1068-1074
A 20 ns 4-Mb CMOS SRAM operating at a single supply voltage of 3.3 V is described. The fast access time has been achieved by a newly proposed word-decoding architecture and a high-speed sense amplifier combined with the address transition detection (ATD) technique. The RAM has the fast address mode, which achieves quicker than 10-ns access, and the 16-b parallel test mode for the reduction of test time. A 0.6-μm process technology featuring quadruple-polysilicon and double-metal wiring is adopted to integrate more than 16 million transistors in a 8.35-mm×18.0-mm die 相似文献
2.
Kuriyama M. Atsumi S. Imamiya K.-I. Iyama Y. Matsukawa N. Araki H. Narita K. Masuda K. Tanaka S. 《Solid-State Circuits, IEEE Journal of》1990,25(5):1141-1146
A 16-ns 1-Mb CMOS EPROM has been developed utilizing high-speed circuit technology and a double-metal process. In order to achieve the fast access time, a differential sensing scheme with address transition detection (ATD) is used. A double-word-line structure is used to reduce word-line delay. High noise immunity is obtained by a bit-line bias circuit and data-latch circuit. Sufficient threshold voltage shift (indispensable for fast access time) is guaranteed by a threshold monitoring program (TMP) scheme. The array is organized as 64 K×16 b, which is suitable for 32-b high-performance microprocessors. The active power is 425 mW, the programming time is 100 μs, and the chip size is 4.94×15.64 mm2 相似文献
3.
Ting T.-K.J. Chang T. Lin T. Jenq C.S. Naiff K.L.C. 《Solid-State Circuits, IEEE Journal of》1988,23(5):1164-1170
A 32 K×8 EEPROM (electrically erasable programmable read-only memory), which operates with a single 5-V power supply and achieves 100 K cycle endurance, 50-ns typical read access time, and 1-ms page programming time, equivalent to 16 μs/byte, was designed. A double-poly, double-metal, n-well CMOS process with 1.25-μm minimum feature size was developed to manufacture the device. The required and optional extended JEDEC standards for software data protection and chip clear are implemented along with parity check, toggle bit, page-load timer, and data-protection status bit. A modified Hamming code, which uses four parity bits per byte, was implemented to detect and correct single-bit errors 相似文献
4.
Nagai T. Numata K. Ogihara M. Shimizu M. Imai K. Hara T. Yoshida M. Saito Y. Asao Y. Sawada S. Fujii S. 《Solid-State Circuits, IEEE Journal of》1991,26(11):1538-1543
A 17-ns nonaddress-multiplexed 4-Mb dynamic RAM (DRAM) fabricated with a pure CMOS process is described. The speed limitations of the conventional DRAM sensing technique are discussed, and the advantages of using the direct bit-line sensing technique are explained. A direct bit-line sensing technique with a two-stage amplifier is described. One readout amplifier is composed of a two-stage current-mirror amplifier and a selected readout amplifier is activated by a column decoder output before the selected word line rises. The amplifier then detects a small bit-line signal appearing on a bit-line pair immediately after the word-line rise. This two-stage amplification scheme is essential to improving access time, especially in the case of a CMOS process. The high sensitivity of the readout amplifier is discussed, and the electrical features and characteristics of the fabricated DRAM are reported 相似文献
5.
《Solid-State Circuits, IEEE Journal of》1986,21(5):704-712
The RAM was built using a technology with self-aligned TiSi/SUB 2/, single-level metal, an average minimum feature size of 1.35 /spl mu/m, and a minimum effective channel length of 1.1 /spl mu/m. An access of 10 ns is possible with the word line stitched on a second level of metal and some minor redesign. High speed is achieved through innovative circuits and design concepts. Novel CMOS circuits include a sense-amp set signal generator, a row decoder, and an input circuit. A layout-rule-independent graphics tool, which was used for the artwork design, is discussed. 相似文献
6.
Shimada H. Kawashima S. Itoh H. Suzuki N. Yabu T. 《Solid-State Circuits, IEEE Journal of》1988,23(1):53-58
A 1-Mb (128 K×8-bit) CMOS static RAM (SRAM) with high-resistivity load cell has been developed with 0.8-μm CMOS process technology. Standby power is 25 μW, active power 80 mW at 1-MHz WRITE operation, and access time 46 ns. The SRAM uses a PMOS bit-line DC load to reduce power dissipation in the WRITE cycle, and has a four-block access mode to reduce the testing time. A small 4.8×8.5-μm2 cell has been realized by triple-polysilicon layers. The grounded second polysilicon layer increases cell capacitance and suppresses α-particle-induced soft errors. The chip size is 7.6×12.4 mm2 相似文献
7.
Aizaki S. Shimizu T. Ohkawa M. Abe K. Aizaki A. Ando M. Kudoh O. Sasaki I. 《Solid-State Circuits, IEEE Journal of》1990,25(5):1063-1067
A 4-Mb SRAM with a 15-ns access time and a uniquely selectable (×4 or ×1) bit organization has been developed based on a 0.55-μm triple-polysilicon double-metal CMOS technology. An input-controlled PMOS-load (ICPL) sense amplifier, Y-controlled bit-line loads (YCLs), and a transfer word driver (TDW) are three key circuits which have been utilized in addition to the 0.55-μm CMOS technology to achieve the remarkable access time of 15 ns. Bit organization of either ×4 or ×1 can be selected purely electrically, and does not require any pin connection procedure 相似文献
8.
Sasaki K. Hanamura S. Ueda K. Oono T. Minato O. Sakai Y. Meguro S. Tsunematsu M. Masuhara T. Kubotera M. Toyoshima H. 《Solid-State Circuits, IEEE Journal of》1988,23(5):1067-1072
A 1-Mb CMOS static RAM with a 256 K word×4-bit configuration has been developed. The RAM was fabricated using 0.8-μm double-poly and double-aluminum twin-well CMOS technology. A small cell size of 5.2 μm×8.5 μm and a chip size of 6.15 mm×15.21 mm have been achieved. A fast address access time of 15 ns was achieved using novel circuit techniques: a PMOS-load decoder and a three-stage dynamic gain control sense amplifier combined with an equalization technique and feedback capacitances. A low active current of 50 mA at 20 MHz and low standby currents of 15 mA (TTL) and 2 μA (CMOS) were also attained 相似文献
9.
Sasaki K. Ishibashi K. Yamanaka T. Hashimoto N. Nishida T. Shimohigashi K. Hanamura S. Honjo S. 《Solid-State Circuits, IEEE Journal of》1989,24(5):1219-1225
A 1-Mbit CMOS static RAM (SRAM) with a typical address access time of 9 ns has been developed. A high-speed sense amplifier circuit, consisting of a three-stage PMOS cross-coupled sense amplifier with a CMOS preamplifier, is the key to the fast access time. A parallel-word-access redundancy architecture, which causes no access time penalty, was also incorporated. A polysilicon PMOS load memory cell, which had a large on-current-to-off-current ratio, gave a much lower soft-error rate than a conventional high-resistance polysilicon load cell. The 1-Mbit SRAM, fabricated using a half-micrometer, triple-poly, and double-metal CMOS technology, operated at a single supply voltage of 5 V. An on-chip power supply converter was incorporated in the SRAM to supply a partial internal supply voltage of 4 V to the high-performance half-micrometer MOS transistors.<> 相似文献
10.
Ali S.B. Sani B. Shubat A.S. Sinai K. Kazerounian R. Hu C.-J. Ma Y.Y. Eitan B. 《Solid-State Circuits, IEEE Journal of》1988,23(1):79-85
A high-speed 32 K×8 CMOS EPROM has been designed and implemented in a polycide 1.2-μm n-well epi CMOS technology. A high-read-current split-gate EPROM cell combined with address transition detection-based SRAM-like precharge, equalization, and clocked differential sensing schemes has resulted in a typical address access time of less than 50 ns. The typical power dissipation at 18.2 MHz is 60 mW. Row redundancy is used to enhance the yield and the part has been designed to be compatible with plastic packaging 相似文献
11.
Goto H. Ohkubo H. Kondou K. Ohkawa M. Mitano H. Horiba S. Soeda M. Hayashi F. Hachiya Y. Shimizu T. Ando M. Matsuda Z. 《Solid-State Circuits, IEEE Journal of》1992,27(11):1490-1496
A 16-Mb CMOS SRAM having an access time of 12 ns under a 3.3-V supply has been developed with a 0.4-μm process technology. An address access time of 12 ns has been achieved by an optimized architecture, the use of an automated transistor size optimizer, and a read-bus midlevel preset scheme (RBMIPS). For better yield and efficient testing, an on-chip test circuit with three test modes has been implemented 相似文献
12.
Tachibana S. Higuchi H. Takasugi K. Sasaki K. Yamanaka T. Nakagome Y. 《Solid-State Circuits, IEEE Journal of》1995,30(4):487-490
The dual-sensing-latch circuit proposed here can solve the synchronization problem of the conventional wave-pipelined SRAM and the proposed source-biased self-resetting circuit reduces both the cycle and access time of cache SRAM's. A 16-kb SRAM using these circuit techniques was designed, and was fabricated with 0.25-μm CMOS technology. Simulation results indicate that this SRAM has a typical clock access time of 2.6 ns at 2.5-V supply voltage and a worst minimum cycle time of 2.6 ns 相似文献
13.
Izumikawa M. Igura H. Furuta K. Ito H. Wakabayashi H. Nakajima K. Mogami T. Horiuchi T. Yamashina M. 《Solid-State Circuits, IEEE Journal of》1997,32(1):52-61
This paper describes a 0.25-μm CMOS 0.9-V 100-MHz DSP core which is composed of a 2-mW 16-b multiplier-accumulator and a 1.5-mW 8-kb SRAM. High-speed operation with a supply of less than 1 V has been achieved by developing 0.25-μm CMOS technology, reducing threshold voltage to 0.3 V, developing tristate inverter 3-2/4-2 adders for the multiplier, realizing small bit-line swing operation for the SRAM, and so on. The adder circuits operate faster than conventional adders at low supply voltages. In addition, short-circuit current and area for diffusion contact are reduced. Small bit-line swing operation has been realized by using a device-deviation immune sense amplifier. Leakage current during sleep mode was reduced by the use of high threshold voltage MOSFETs 相似文献
14.
Okuyama H. Nakano T. Nishida S. Aono E. Satoh H. Arita S. 《Solid-State Circuits, IEEE Journal of》1988,23(5):1054-1059
A 256 K (32 K×8) CMOS static RAM (SRAM) which achieves an access time of 7.5 ns and 50-mA active current at 50-MHz operation is described. A 32-block architecture is used to achieve high-speed access and low power dissipation. To achieve faster access time, a double-activated-pulse circuit which generates the word-line-enable pulse and the sense-amplifier-enable pulse has been developed. The data-output reset circuit reduces the transition time and the noise generated by the output buffer. A self-aligned contact technology reduces the diffused region capacitance. This RAM has been fabricated in a twin-tub CMOS 0.8-μm technology with double-level polysilicon (the first level is polycide) and double-level metal. The memory cell size is 6.0×11.0 μm2 and the chip size is 4.38×9.47 mm 2 相似文献
15.
The authors describe the design of a custom integrated circuit for the arithmetic operation of division. The chip uses self-timing to avoid the need for high-speed clocks and directly concatenates precharged function blocks without latches. Internal stages form a ring that cycles without any external signaling. The self-timed control introduces no serial overhead, making the total chip latency equal just the combinational logic delays of the data elements. The ring's data path uses embedded completion encoding and generates the mantissa of a 54-b (floating-point IEEE double-precision) result. Fabricated in 1.2-μm CMOS, the ring occupies 7 mm2 and generates a quotient and done indication in 45 to 160 ns, depending on the particular data operands 相似文献
16.
《Solid-State Circuits, IEEE Journal of》1987,22(5):727-732
A 128-kb word/spl times/8-b CMOS SRAM with an access time of 3 ns and a standby current of 2 /spl mu/A is described. This RAM has been fabricated using triple-polysilicon and single-aluminum CMOS technology with 0.8-/spl mu/m minimum design features. A high-resistive third polysilicon load has been developed to realize a low standby current. In order to obtain a faster access time, a 16-block architecture and a data-output presetting technique combined with address transition detection (ATD) are used. This RAM has a flash-clear function in which logical zeros are written into all memory cells in less than 1 /spl mu/s. 相似文献
17.
Ishibashi K. Komiyaji K. Morita S. Aoto T. Ikeda S. Asayama K. Koike A. Yamanaka T. Hashimoto N. Iida H. Kojima F. Motohashi K. Sasaki K. 《Solid-State Circuits, IEEE Journal of》1994,29(4):411-418
A 16-Mb CMOS SRAM using 0.4-μm CMOS technology has been developed. This SRAM features common-centroid-geometry (CCG) layout sense amplifiers which shorten the access time by 2.4 ns. A flexible redundancy technique achieves high efficiency without any access penalty. A memory cell with stacked capacitors is fabricated for high soft-error immunity. A 16-Mb SRAM with a chip size of 215 mm2 is fabricated and an address access time of 12.5 ns has been achieved 相似文献
18.
Imamiya K. Miyamoto J. Atsumi S. Ohtsuka N. Muroya Y. Sako T. Higashino M. Iyama Y. Mori S. Ohshima Y. Araki H. Kaneko Y. Narita K. Arai N. Yoshikawa K. Tanaka S. 《Solid-State Circuits, IEEE Journal of》1990,25(1):72-78
In a VLSI memory, noise generated by its own operation is a serious problem. The noise disturbs data sensing, especially in EPROMs which have a single-ended sensing scheme. To develop high-density and high-speed EPROMs, it is necessary to solve the noise problems. Incorrect EPROM functions due to the noise are discussed. High-noise-immunity circuit techniques for stable data sensing and high-speed access time are proposed. These are divided bit-line layout, reference line with dummy bit lines, and a chip-enable transition detector. Using these circuit techniques and 0.8-μm n-well CMOS technology, a 512 K×8-b CMOS EPROM was developed. A 68-ns access time was achieved. The die size is 5.62 mm×15.30 mm, and it is assembled in a 600-mil cerdip package 相似文献
19.
Chappell T.I. Chappell B.A. Schuster S.E. Allan J.W. Klepner S.P. Joshi R.V. Franch R.L. 《Solid-State Circuits, IEEE Journal of》1991,26(11):1577-1585
The authors describe a 512 K CMOS static RAM (SRAM) with emitter-coupled-logic (ECL) interfaces which has a 2-ns cycle time and a 3.8-ns access time, both of which are valid for random READ/WRITE operations. The CMOS technology and the physical organization of the chip are briefly discussed, and the pipelined architecture of the chip is described. Detailed measurements of internal chip waveforms demonstrating 2-ns cycle time operation are presented. The impact of wire RC delays on performance is discussed. Circuit examples that demonstrate the implementation of the pipelined architecture are included. Measurements of operating margins, access time, and cycle time are outlined 相似文献
20.
Carmona-Galan R. Jimenez-Garrido F. Dominguez-Mata C.M. Dominguez-Castro R. Meana S.E. Petras I. Rodriguez-Vazquez A. 《IEEE transactions on circuits and systems. I, Regular papers》2004,51(5):913-925
Based on studies of the mammalian retina, a bioinspired model for mixed-signal array processing has been implemented on silicon. This model mimics the way in which images are processed at the front-end of natural visual pathways, by means of programmable complex spatio-temporal dynamic. When embedded into a focal-plane processing chip, such a model allows for online parallel filtering of the captured image; the outcome of such processing can be used to develop control feedback actions to adapt the response of photoreceptors to local image features. Beyond simple resistive grid filtering, it is possible to program other spatio-temporal processing operators into the model core, such as nonlinear and anisotropic diffusion, among others. This paper presents analog and mixed-signal very large-scale integration building blocks to implement this model, and illustrates their operation through experimental results taken from a prototype chip fabricated in a 0.5-/spl mu/m CMOS technology. 相似文献