全文获取类型
收费全文 | 86篇 |
免费 | 3篇 |
专业分类
电工技术 | 2篇 |
化学工业 | 19篇 |
金属工艺 | 3篇 |
机械仪表 | 1篇 |
建筑科学 | 4篇 |
矿业工程 | 2篇 |
能源动力 | 1篇 |
轻工业 | 9篇 |
无线电 | 11篇 |
一般工业技术 | 16篇 |
自动化技术 | 21篇 |
出版年
2022年 | 2篇 |
2021年 | 2篇 |
2020年 | 5篇 |
2019年 | 2篇 |
2018年 | 4篇 |
2017年 | 6篇 |
2016年 | 3篇 |
2015年 | 2篇 |
2014年 | 2篇 |
2013年 | 6篇 |
2012年 | 6篇 |
2011年 | 10篇 |
2010年 | 4篇 |
2009年 | 6篇 |
2008年 | 4篇 |
2007年 | 3篇 |
2006年 | 1篇 |
2005年 | 3篇 |
2004年 | 3篇 |
2003年 | 2篇 |
2002年 | 4篇 |
2000年 | 1篇 |
1999年 | 3篇 |
1998年 | 1篇 |
1997年 | 2篇 |
1994年 | 1篇 |
1991年 | 1篇 |
排序方式: 共有89条查询结果,搜索用时 15 毫秒
1.
2.
Jouni Isoaho Vesa Köppä Jarkko Oksala Pasi OjalaAuthor vitae 《Microprocessors and Microsystems》1997,20(10):2330-615
The BOAR emulation system is targeted to hardware/software (HW/SW) codevelopment of advanced embedded DSP and telecom systems. The challenge of the BOAR system is efficient customization of programmable hardware, and dedicated partitioning routine to target applications and structures, which allows quite high overall system performance. The system allows multiple configurations for communication between processors and field programmable gate arrays (FPGAs) making the BOAR system an efficient tool for real-time HW/SW coverification. The reprogrammable hardware of the emulation tool is based on four Xilinx 4000-series devices, two Texas TMS320C50 signal processors and one Motorola MC68302 microcontroller. With current devices the BOAR hardware provides approximately 40–70 kgates of logic capacity in DSP applications. The emulation capacity can be expanded by connecting several similar boards in chain. The system has also a versatile internal reprogrammable test environment for test bench development, performance evaluations and design debugging. The logic development environment is based on the Synopsys synthesis tools and an automatic design management software, which performs resource mapping and performance-driven design partitioning between FPGAs. The emulation hardware is currently connected to logic and software development environments via an RS-232C bus. The BOAR emulation system has been found a very efficient platform for real-life prototyping of different types of DSP algorithms and systems, and validating correct functionality of a VHDL macro library. 相似文献
3.
Sixth graders’ evaluation strategies when reading Internet search results: an eye-tracking study 总被引:1,自引:0,他引:1
Jarkko Hautala Carita Kiili Yvonne Kammerer Otto Loberg Sanna Hokkanen Paavo H. T. Leppänen 《Behaviour & Information Technology》2018,37(8):761-773
Eye-tracking technology was used to examine Internet search result evaluation strategies adopted by sixth-grade students (N?=?36) during ten experimental information search tasks. The relevancy of the search result’s title, URL, and snippet components was manipulated and selection of search results as well as looking into probabilities on the search result components was analysed. The results revealed that during first-pass inspection, students read the search engine page by first looking at the title of a search result. If the title was relevant, the probability of looking at the snippet of the search result increased. During second-pass inspection, there was a high probability of students focusing on the most promising search result by inspecting all of its components before making their selection. A cluster analysis revealed three viewing strategies: half of the students looked mainly at the titles and snippets; one-third with high probability examined all components; and one-sixth mainly focused on titles, leading to more frequent errors in search result selection. The results indicate that students generally made a flexible use of both eliminative and confirmatory evaluation strategies when reading Internet search results, while some seemed to not pay attention to snippet and URL components of the search results. 相似文献
4.
Conservation laws in cellular automata (CA) are studied as an abstraction of the conservation laws observed in nature. In addition to the usual real-valued conservation laws we also consider more general group-valued and semigroup-valued conservation laws. The (algebraic) conservation laws in a CA form a hierarchy, based on the range of the interactions they take into account. The conservation laws with smaller interaction ranges are the homomorphic images of those with larger interaction ranges, and for each specific range there is a most general law that incorporates all those with that range. For one-dimensional CA, such a most general conservation law has—even in the semigroup-valued case—an effectively constructible finite presentation, while for higher-dimensional CA such effective construction exists only in the group-valued case. It is even undecidable whether a given two-dimensional CA conserves a given semigroup-valued energy assignment. Although the local properties of this hierarchy are tractable in the one-dimensional case, its global properties turn out to be undecidable. In particular, we prove that it is undecidable whether this hierarchy is trivial or unbounded. We point out some interconnections between the structure of this hierarchy and the dynamical properties of the CA. In particular, we show that positively expansive CA do not have non-trivial real-valued conservation laws. 相似文献
5.
6.
On Design of Parallel Memory Access Schemes for Video Coding 总被引:3,自引:0,他引:3
Jarno K. Tanskanen Reiner Creutzburg Jarkko T. Niittylahti 《The Journal of VLSI Signal Processing》2005,40(2):215-237
Some of the modern powerful digital signal processors (DSPs) have byte-addressable internal data memory. This property is valuable especially in computationally demanding inter frame video encoding, where data accesses are typically unaligned according to word boundaries. The byte-addressable memory allows load or store command to start accessing from any byte-address, providing at most as many successive bytes from subsequent addresses as data bus can handle in parallel. Maybe the simplest way to construct such a byte-addressable memory is to use N 8-bit memory modules or banks to be accessed in parallel, when N is data bus width in bytes. However, in addition to byte-addressable subsequent bytes, memory consisting of parallel memory modules can provide much more versatile addressing capabilities with reasonable implementation cost. Versatile access formats can significantly reduce the need for data reordering in the register file. At first, we provide motivation for using parallel memory architecture with versatile access formats as an internal on-chip data memory of modern DSP. After this, notations are described and general view of parallel memory design is given. We propose some example parallel data memory architecture designs with data access formats especially helpful in H.263 encoding and MPEG-4 core profile motion and texture encoding. The examples are given for different data bus widths (16, 32, 64, and 128 bits). Finally, performance is shortly compared to other memory architectures and area, delay, and power figures are estimated.Jarno K. Tanskanen was born in Joensuu, Finland in 1975. He studied analog and digital electronics in the Department of Electrical Engineering, and computer architecture in the Department of Information Technology at Tampere University of Technology, where he received his M.Sc. degree in 1999. He is currently working as a research scientist in the Institute of Digital and Computer Systems at TUT. His Dr.Tech. research concerns parallel processing of video compression. jarno.tanskanen@tut.fiReiner Creutzburg received his Diploma in Mathematics in 1976 and attained his Ph.D. in Mathematics in 1984 from the Rostock University, Germany. Prof. Creutzburg has published 3 books, filed 2 patents, and produced approximately 100 articles, preprint, and conference papers. Professional Experience: Since 2000—Part-time Professor for Multimedia technology, Tampere University of Technology, Finland. Since 1992—Full-time Professor of Computer Science, Fachhochschule Brandenburg-University of Applied Sciences, Brandenburg, Germany. 1990 to 1992—Assistant Professor, University of Karlsruhe, Institute of Algorithms and Cognitive Systems, Germany. 1987 to 1989—Head of the Research Section Image Processing. 1986 to 1989—Founder and Head of the International Base Laboratory of Image Processing and Computer Graphics for East European countries at the Central Institute of Cybernetics and Information Processes of the Academy of Sciences (Berlin), Germany. 1976 to 1989—Researcher and Assistant Professor in various Universities and the Academy of Sciences, Central Institute of Cybernetics and Information, Berlin. creutzburg@fh-brandenburg.deJarkko T. Niittylahti was born in Orivesi, Finland, in 1962. He received the M.Sc, Lic.Tech, and Dr.Tech degrees at Tampere University of Technology (TUT) in 1988, 1992, and 1995, respectively. From 1987 to 1992, he was a researcher at TUT. In 1992–93, he was a researcher at CERN in Geneva, Switzerland. In 1993–95, he was with Nokia Consumer Electronics, Bochum, Germany, and in 1995–97 with Nokia Research Center, Tampere, Finland. In 1997–2000, he was a Professor at Signal Processing Laboratory, TUT, and in 2000–2002 at Institute of Digital and Computer Systems, TUT. Currently, he is a Docent of Digital Techniques at TUT and the managing director of Staselog Ltd. He is also a co-founder and President of Atostek Ltd. He is interested in designing digital systems and architectures. jarkko.niittylahti@tut.fi 相似文献
7.
Ville Saari Jussi Mustola Jarkko Jussila Jussi Ryynänen Saska Lindfors Kari Halonen 《Analog Integrated Circuits and Signal Processing》2008,54(2):77-84
SiGe BiCMOS low-pass filter for a multicarrier WCDMA base-station receiver is described in this paper. The 4th-order Chebyshev
filter with a 0.1-dB passband ripple is designed to drive a high-resolution A/D converter. The −3-dB frequency of the implemented
filter can be programmed to four different bandwidths: 2.5, 5, 7.5, and 10 MHz depending on the number of received WCDMA channels.
The filter achieves +9.7-dBV in-band IIP3, +20-dBV out-of-band IIP3, and 8.5-nV/√Hz input-referred noise density with 10-MHz
bandwidth. The circuit uses a 2.5 V supply and has been fabricated in a 0.25-μm SiGe BiCMOS process. 相似文献
8.
Kati Miettunen Jarkko Etula Tapio Saukkonen Sami Jouttijrvi Janne Halme Jyrki Romu Peter Lund 《Progress in Photovoltaics: Research and Applications》2015,23(8):1045-1056
The main issue in using low cost metals in dye solar cells is the corrosion caused by the liquid electrolyte. Contrary to typical applications of metals, the adverse effects of corrosion in dye solar cells are related to irreversible depletion of charge carriers from the electrolyte rather than consumption of the metal itself. It is calculated that the penetration rate due to corrosion should not exceed 10−4 mpy (a couple of nanometers per year) to ensure device lifetime longer than 1 year. This is 10 000 times slower rate than what is considered to be a general benchmark value for very low corrosion rate in the field of corrosion science and has a major effect on how corrosion should be investigated in the case of dye solar cells. Different methods, their applicability, and limitations to investigate corrosion in dye solar cells are evaluated here. The issue with most techniques is that they can detect metals that are clearly corroding, but they have significant limitations in proving a metal stable. Our investigation shows that the most reliable information on corrosion is obtained from complete dye solar cells that are exposed to working conditions. A combination of color analysis of the electrolyte to such measurement is proposed as a means to extrapolate future performance of the cells and estimate potential lifetimes of the dye solar cells in regards to corrosion. Copyright © 2014 John Wiley & Sons, Ltd. 相似文献
9.
Jarkko Puustinen Jyrki Lappalainen Jussi Hiltunen Vilho Lantto 《Journal of the European Ceramic Society》2010,30(2):429-434
Optical characterization methods, like spectrophotometry at UV–vis-NIR wavelengths and prism-coupler method, were applied to polycrystalline Pb(ZrxTi1?x)O3 thin films at various thicknesses. Thin films were deposited at room temperature by pulsed laser deposition on MgO (1 0 0) substrates and post-annealed at different temperatures. X-ray diffraction and atomic force microscopy were used to characterize the crystal structure and surface morphology of the thin films, respectively.Well oscillating transmission with a sharp fall near the absorption edge was found in films with high orientation and low surface roughness. Changes in the surface morphology and crystal orientation were found to modulate optical interference maxima and minima of the transmittance spectra and to increase the width of the TE0 mode (Δβ ≈ 0.06) indicating an increase in the scattering losses of the films. Single-phase oriented films had sharpest coupling values (Δβ ≈ 0.005) of the TE0 mode. 相似文献
10.
Ville Rimpiläinen Sami Poutiainen Lasse M. Heikkinen Tuomo Savolainen Marko Vauhkonen Jarkko Ketolainen 《Chemical engineering science》2011,(18):4090
Electrical capacitance tomography (ECT) was utilized for monitoring of high-shear mixing and high-shear granulation processes. A finite element method (FEM)-based reconstruction algorithm was utilized to take into account the specific geometrical characteristics of the experimental set-up. Two-dimensional ECT tomograms, mixing index curves and permittivity fractions were computed based on the measurements, and their suitability in the analysis of the processes was assessed. It was found that the different mixing processes and the different granulation processes could be analyzed based on these quantities. 相似文献