全文获取类型
收费全文 | 87722篇 |
免费 | 6560篇 |
国内免费 | 3010篇 |
专业分类
电工技术 | 4452篇 |
技术理论 | 9篇 |
综合类 | 4765篇 |
化学工业 | 15700篇 |
金属工艺 | 4547篇 |
机械仪表 | 5369篇 |
建筑科学 | 7122篇 |
矿业工程 | 2026篇 |
能源动力 | 2517篇 |
轻工业 | 5019篇 |
水利工程 | 1460篇 |
石油天然气 | 4648篇 |
武器工业 | 509篇 |
无线电 | 10561篇 |
一般工业技术 | 11446篇 |
冶金工业 | 4745篇 |
原子能技术 | 838篇 |
自动化技术 | 11559篇 |
出版年
2024年 | 334篇 |
2023年 | 1340篇 |
2022年 | 2352篇 |
2021年 | 3192篇 |
2020年 | 2400篇 |
2019年 | 2071篇 |
2018年 | 2306篇 |
2017年 | 2569篇 |
2016年 | 2424篇 |
2015年 | 3006篇 |
2014年 | 4086篇 |
2013年 | 5150篇 |
2012年 | 5323篇 |
2011年 | 5630篇 |
2010年 | 4958篇 |
2009年 | 4793篇 |
2008年 | 4534篇 |
2007年 | 4463篇 |
2006年 | 4712篇 |
2005年 | 4178篇 |
2004年 | 2815篇 |
2003年 | 2531篇 |
2002年 | 2216篇 |
2001年 | 2046篇 |
2000年 | 2328篇 |
1999年 | 2615篇 |
1998年 | 2406篇 |
1997年 | 1917篇 |
1996年 | 1770篇 |
1995年 | 1464篇 |
1994年 | 1224篇 |
1993年 | 885篇 |
1992年 | 665篇 |
1991年 | 546篇 |
1990年 | 413篇 |
1989年 | 370篇 |
1988年 | 320篇 |
1987年 | 176篇 |
1986年 | 166篇 |
1985年 | 112篇 |
1984年 | 99篇 |
1983年 | 63篇 |
1982年 | 60篇 |
1981年 | 54篇 |
1980年 | 38篇 |
1979年 | 32篇 |
1978年 | 13篇 |
1977年 | 33篇 |
1976年 | 16篇 |
1975年 | 15篇 |
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
71.
无刷同步电机的励磁系统对励磁电流的测量是制约该励磁方式发展的一大障碍。设计了一个射频系统可以用来解决同步电机的励磁电流的测量问题。该系统可以方便地检测到同步电机励磁机的整流二极管的工作状态并且可以动态地显示励磁电流,极大地方便了运行人员做出判断,而且结构简单、方便实用。 相似文献
72.
1概述
近十多年来,随着电力电子技术、微电子技术及现代控制理论的发展,变频调速技术已经广泛地用于交流电动机的速度控制,其最主要的特点是具有高效率的驱动性能及良好的控制特性.它是一种高新技术电力节能装置,它通过改变(降低)电源工作频率,来降低动力设备(电机)的转速,减少设备的输出功率,达到输出功率与工作负荷的最佳匹配,实现节能目的,有效地提高了经济效益和产品质量.几乎可以说,有电动机的地方就有变频器,在一切需要进行速度控制的场合,变频器以其操作方便、体积小、控制性能高而获得广泛应用. 相似文献
73.
High-performance and power-efficient CMOS comparators 总被引:1,自引:0,他引:1
Chung-Hsun Huang Jinn-Shyan Wang 《Solid-State Circuits, IEEE Journal of》2003,38(2):254-262
Several design techniques for high-performance and power-efficient CMOS comparators are proposed. First, the comparator is based on the priority-encoding (PE) algorithm, and the dynamic circuit technique developed specifically for the priority encoder can be applied. Second, the PE function and the subsequent logic functions are merged and efficiently realized in the multiple output domino logic (MODL) to result in a shortened logic depth. The circuit in MODL CMOS is also compact and power efficient because few transistors are needed. Third, the multilevel look-ahead technique is used to shorten the path of priority-token propagation. Finally, the circuit is realized with a latch-based two-stage pipelined structure, and the comparison function is partitioned into two parts, with each part executed in each half of the clock cycle in a delay-balanced manner. Post-layout simulation results show that a 64-b comparator designed with the proposed techniques in a 3-V 0.6-/spl mu/m CMOS technology is 16% faster, 50% smaller, and 79% more power efficient as compared with the all-n-transistor comparator, which is the fastest among the conventional comparators. Measurement results of the test chip conform with simulation results and prove the feasibility of the proposed techniques. 相似文献
74.
Rogin J. Kouchev I. Brenna G. Tschopp D. Qiuting Huang 《Solid-State Circuits, IEEE Journal of》2003,38(12):2239-2248
A 2-GHz direct-conversion receiver for wide-band code division multiple access (WCDMA) is presented. It includes two low-noise amplifiers (LNAs), an I/Q demodulator, and two sixth-order baseband channel select filters with programmable gain. Quadrature local oscillator (LO) signals are generated on chip in a frequency divider flip-flop. An external interstage filter between the LNAs rejects transmitter leakage to relax demodulator linearity requirements. A low-voltage demodulator topology improves linearity as well as demodulator output pole accuracy. The active-RC baseband filter uses a programmable servo loop for offset compensation and provides an adjacent channel rejection of 39 dB. Programmable gain over 71-dB range in 1-dB steps is merged with the filter to maximize dynamic range. An automatic on-chip frequency calibration scheme provides better than 1.5% corner frequency accuracy. The receiver is integrated in a 0.13-/spl mu/m CMOS process with metal-insulator-metal (MIM) capacitors. Measured receiver performance includes a 6.5-dB noise figure, IIP2 of +27 dBm, and IIP3 of -8.6 dBm. Power consumption is 45 mW. 相似文献
75.
76.
Analysis and architecture design of variable block-size motion estimation for H.264/AVC 总被引:1,自引:0,他引:1
Ching-Yeh Chen Shao-Yi Chien Yu-Wen Huang Tung-Chien Chen Tu-Chih Wang Liang-Gee Chen 《IEEE transactions on circuits and systems. I, Regular papers》2006,53(3):578-593
Variable block-size motion estimation (VBSME) has become an important video coding technique, but it increases the difficulty of hardware design. In this paper, we use inter-/intra-level classification and various data flows to analyze the impact of supporting VBSME in different hardware architectures. Furthermore, we propose two hardware architectures that can support traditional fixed block-size motion estimation as well as VBSME with less chip area overhead compared to previous approaches. By broadcasting reference pixel rows and propagating partial sums of absolute differences (SADs), the first design has the fewer reference pixel registers and a shorter critical path. The second design utilizes a two-dimensional distortion array and one adder tree with the reference buffer that can maximize the data reuse between successive searching candidates. The first design is suitable for low resolution or a small search range, and the second design has advantages of supporting a high degree of parallelism and VBSME. Finally, we propose an eight-parallel SAD tree with a shared reference buffer for H.264/AVC integer motion estimation (IME). Its processing ability is eight times of the single SAD tree, but the reference buffer size is only doubled. Moreover, the most critical issue of H.264 IME, which is huge memory bandwidth, is overcome. We are able to save 99.9% off-chip memory bandwidth and 99.22% on-chip memory bandwidth. We demonstrate a 720-p, 30-fps solution at 108 MHz with 330.2k gate count and 208k bits on-chip memory. 相似文献
77.
Six genotypes of sweet potato commercially available in Taiwan, including TNG57, TNG66, TNG68, TYY1, RP and WP, were used as samples in this study of the effects of steaming and kneading with pre-steaming treatments on the antioxidant components and antioxidant properties of methanolic extracts. Steam treatment increased the total phenols contents of all genotypes (2–13 times), flavonoids content of RP (1.3 times) and anthocyanins contents of RP and WP (5–6 times). Steam treatment also increased the reducing power and scavenging DPPH radical effect of sweet potato flours. For the methanolic extracts of steamed and kneaded flours, reducing powers were 0.02–1.70 at 5.0 mg ml−1 and the scavenging effects on DPPH radicals were 19–92% at 2.5 mg ml−1. Both showed the order of RP > WP > TYY1 and TNG66 > TNG57 and TNG68. However, the chelating effect of the six genotypes at 1.0 mg ml−1 ranged from 50% to 73%. Contents of total phenols, flavonoids, and anthocyanins of sweet potato flours were significantly positively correlated with the reducing power and scavenging DPPH radical effects. After steaming and kneading treatments, RP showed the highest increase in the contents of total phenols, flavonoids and anthocyanins among the six genotypes studied. 相似文献
78.
实验室的质量监督(上) 总被引:4,自引:0,他引:4
质量监督是实验室保持人员能力,进行自我完善,日常渐进的重要手段,是持续改进的重要组成部分,也是实验室管理工作的难点,本文给出质量监督的目的、对象、方法、记录等. 相似文献
79.
80.
分析了设备对PCB电镀过程中孔中镀液更新之影响,为有效地利用设备条件改善孔中镀液的更新提供了一些方法及理论数据。 相似文献