全文获取类型
收费全文 | 2780篇 |
免费 | 179篇 |
国内免费 | 27篇 |
专业分类
电工技术 | 54篇 |
综合类 | 16篇 |
化学工业 | 621篇 |
金属工艺 | 64篇 |
机械仪表 | 106篇 |
建筑科学 | 145篇 |
矿业工程 | 4篇 |
能源动力 | 185篇 |
轻工业 | 211篇 |
水利工程 | 45篇 |
石油天然气 | 27篇 |
无线电 | 256篇 |
一般工业技术 | 450篇 |
冶金工业 | 168篇 |
原子能技术 | 27篇 |
自动化技术 | 607篇 |
出版年
2024年 | 22篇 |
2023年 | 66篇 |
2022年 | 104篇 |
2021年 | 195篇 |
2020年 | 166篇 |
2019年 | 182篇 |
2018年 | 176篇 |
2017年 | 165篇 |
2016年 | 153篇 |
2015年 | 111篇 |
2014年 | 183篇 |
2013年 | 279篇 |
2012年 | 197篇 |
2011年 | 221篇 |
2010年 | 142篇 |
2009年 | 141篇 |
2008年 | 82篇 |
2007年 | 44篇 |
2006年 | 54篇 |
2005年 | 43篇 |
2004年 | 26篇 |
2003年 | 26篇 |
2002年 | 27篇 |
2001年 | 17篇 |
2000年 | 14篇 |
1999年 | 14篇 |
1998年 | 22篇 |
1997年 | 13篇 |
1996年 | 12篇 |
1995年 | 12篇 |
1994年 | 6篇 |
1993年 | 10篇 |
1991年 | 5篇 |
1990年 | 5篇 |
1987年 | 4篇 |
1986年 | 4篇 |
1985年 | 4篇 |
1984年 | 5篇 |
1983年 | 4篇 |
1982年 | 4篇 |
1981年 | 2篇 |
1980年 | 2篇 |
1979年 | 2篇 |
1978年 | 4篇 |
1977年 | 5篇 |
1975年 | 6篇 |
1974年 | 1篇 |
1970年 | 1篇 |
1969年 | 1篇 |
1965年 | 1篇 |
排序方式: 共有2986条查询结果,搜索用时 15 毫秒
41.
Amir Sammak Diego Sabbagh Nico W. Hendrickx Mario Lodari Brian Paquelet Wuetz Alberto Tosato LaReine Yeoh Monica Bollani Michele Virgilio Markus Andreas Schubert Peter Zaumseil Giovanni Capellini Menno Veldhorst Giordano Scappucci 《Advanced functional materials》2019,29(14)
Buried‐channel semiconductor heterostructures are an archetype material platform for the fabrication of gated semiconductor quantum devices. Sharp confinement potential is obtained by positioning the channel near the surface; however, nearby surface states degrade the electrical properties of the starting material. Here, a 2D hole gas of high mobility (5 × 105 cm2 V?1 s?1) is demonstrated in a very shallow strained germanium (Ge) channel, which is located only 22 nm below the surface. The top‐gate of a dopant‐less field effect transistor controls the channel carrier density confined in an undoped Ge/SiGe heterostructure with reduced background contamination, sharp interfaces, and high uniformity. The high mobility leads to mean free paths ≈ 6 µm, setting new benchmarks for holes in shallow field effect transistors. The high mobility, along with a percolation density of 1.2 × 1011cm?2, light effective mass (0.09me), and high effective g‐factor (up to 9.2) highlight the potential of undoped Ge/SiGe as a low‐disorder material platform for hybrid quantum technologies. 相似文献
42.
43.
In opportunistic networks due to the inconsistency of the nodes link, routing is carried out dynamically and we cannot use proactive routes. In these networks, nodes use opportunities gained based on store-carry-forward patterns to forward messages. Every node that receives a message when it encounters another node makes decision regarding the forwarding or not forwarding the node encountered. In some previous methods, the recognition of whether encounter with current node is considered as an appropriate opportunity or not has been carried out based on the comparison of the probability of carrier node and the node encountered. In these methods, if the message is delivered to the encountered node, a better opportunity would be lost. To fight with this challenge we have posed CPTR method by using conditional probability tree method through which in addition to the probability of the delivery of carrier and encountered nodes’ message delivery, the opportunities for after encounter will be involved in messages’ forwarding. Results of simulation showed that the proposed method can improve the ratio of delivery and delay of message delivery compared to other similar methods in networks with limited buffer. 相似文献
44.
Mirmohseni Seyedeh Maedeh Tang Chunming Javadpour Amir 《Wireless Personal Communications》2020,115(1):653-677
Wireless Personal Communications - The integration of the Internet of Things (IoT) and cloud environment has led to the creation of Cloud of Things, which has given rise to new challenges in IoT... 相似文献
45.
Amir Hossein Farzamiyan Ahmad Hakimi 《Analog Integrated Circuits and Signal Processing》2013,74(2):453-460
A CMOS distributed amplifier (DA) with low-power and flat and high power gain (S21) is presented. In order to decrease noise figure (NF) an RL terminating network used for the gate transmission line instead of single resistance. Besides, a flat and high S21 is achieved by using the proposed cascade gain cell consist of a cascode-stage with bandwidth extension capacitor. In the high-gain mode, under operation condition of V dd = 1.2 V and the overall current consumption of 7.8 mA, simulation result shown that the DA consumed 9.4 mW and achieved a flat and high S21 of 20.5 ± 0.5 dB with an average NF of 6.5 dB over the 11 GHz band of interest, one of the best reported flat gain performances for a CMOS UWB DA. In the low-gain mode, the DA achieved average S21 of 15.5 ± 0.25 dB and an average NF of 6.6 dB with low power consumption (PDC) of 3.6 mW, the lowest PDC ever reported for a CMOS DA or LNA with an average gain better than 10 dB. 相似文献
46.
This paper presents a software-based error detection scheme called enhanced committed instructions counting (ECIC) for embedded and real-time systems using commercial off-the-shelf (COTS) processors. The scheme uses the internal performance monitoring features of a processor, which provides the ability to count the number of committed instructions in a program. To evaluate the ECIC scheme, 6000 software induced faults are injected into a 32-bit Pentium® processor. The results show that the error detection coverage varies between 90.52% and 98.18%, for different workloads. 相似文献
47.
Given the popularity of decimal arithmetic, hardware implementation of decimal operations has been a hot topic of research in recent decades. Besides the four basic operations, the square root can be implemented as an instruction directly in the hardware, which improves the performance of the decimal floating-point unit in the processors. Hardware implementation of decimal square rooters is usually done using either functional or digit-recurrence algorithms. Functional algorithms, entailing multiplication per iteration, seem inadequate to use for decimal square roots, given the high cost of decimal multipliers. On the other hand, digit-recurrence square root algorithms, particularly SRT (this method is named after its creators, Sweeney, Robertson, and Tocher) algorithms, are simple and well suited for decimal arithmetic. This paper, with the intention of reducing the latency of the decimal square root operation while maintaining a reasonable cost, proposes an SRT algorithm and the corresponding hardware architecture to compute the decimal square root. The proposed fixed-point square root design requires n+3 cycles to compute an n-digit root; the synthesis results show an area cost of about 31K NAND2 and a cycle time of 40 FO4. These results reveal the 14 % speed advantage of the proposed decimal square root architecture over the fastest previous work (which uses a functional algorithm) with about a quarter of the area. 相似文献
48.
Kiani Farzad Seyyedabbasi Amir Mahouti Peyman 《Analog Integrated Circuits and Signal Processing》2021,109(3):599-609
Analog Integrated Circuits and Signal Processing - Modern time microwave stages require low power consumption, low size, low-noise amplifier (LNA) designs with high-performance measures. These... 相似文献
49.
Fawad Ahmed Amir Anees Vali Uddin Abbas M. Y. Siyal 《Wireless Personal Communications》2014,77(4):2771-2791
In this paper, we present an image encryption scheme that has the capability to tolerate noisy effects of a wireless channel. This means if the encrypted image data is corrupted by channel noise up to a certain level, correct decryption is possible with some distortion. The proposed image encryption scheme relies on some very interesting properties of orthogonal matrices containing columns that form a set of orthonormal basis vectors. Besides being tolerant to noisy channels, the proposed scheme also provides good security against well-known cryptographic attacks as demonstrated in this paper by a number of experimental results and security analysis. 相似文献
50.
The size‐dependence of the polarizability, susceptibility, and dielectric constant of nanometer‐scale molecular layers is explored theoretically. First‐principles calculations based on density functional theory are compared to phenomenological modeling based on polarizable dipolar arrays for a model system of organized monolayers composed of oligophenyl chains. Size trends for all three quantities are primarily governed by a competition between out‐of‐plane polarization enhancement and in‐plane polarization suppression. Molecular packing density is the single most important factor controlling this competition and it strongly affects the bulk limit of the dielectric constant as well as the rate at which it is approached. Finally, the polarization does not reach its “bulk” limit, as determined from the Clausius–Mossotti model, but the susceptibility and dielectric constant do converge to the correct bulk limit. However, whereas the Clausius–Mossotti model describes the dielectric constant well at low lateral densities, finite size effects of the monomer units cause it to be increasingly inaccurate at high lateral densities. 相似文献