首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   7362篇
  免费   500篇
  国内免费   10篇
电工技术   105篇
综合类   9篇
化学工业   2115篇
金属工艺   78篇
机械仪表   169篇
建筑科学   258篇
矿业工程   10篇
能源动力   324篇
轻工业   1324篇
水利工程   38篇
石油天然气   42篇
无线电   518篇
一般工业技术   1127篇
冶金工业   181篇
原子能技术   61篇
自动化技术   1513篇
  2024年   8篇
  2023年   77篇
  2022年   316篇
  2021年   330篇
  2020年   215篇
  2019年   225篇
  2018年   260篇
  2017年   290篇
  2016年   329篇
  2015年   227篇
  2014年   381篇
  2013年   607篇
  2012年   495篇
  2011年   595篇
  2010年   464篇
  2009年   464篇
  2008年   436篇
  2007年   365篇
  2006年   285篇
  2005年   217篇
  2004年   190篇
  2003年   165篇
  2002年   182篇
  2001年   97篇
  2000年   74篇
  1999年   77篇
  1998年   71篇
  1997年   42篇
  1996年   40篇
  1995年   45篇
  1994年   31篇
  1993年   29篇
  1992年   25篇
  1991年   13篇
  1990年   16篇
  1989年   19篇
  1988年   13篇
  1987年   10篇
  1986年   14篇
  1985年   18篇
  1984年   18篇
  1983年   7篇
  1982年   18篇
  1981年   10篇
  1980年   11篇
  1979年   9篇
  1978年   10篇
  1977年   10篇
  1975年   6篇
  1973年   5篇
排序方式: 共有7872条查询结果,搜索用时 0 毫秒
71.
We describe a solution to the SAT problem via non-confluent P systems with active membranes, without using membrane division rules. Furthermore, we provide an algorithm for simulating such devices on a nondeterministic Turing machine with a polynomial slowdown. Together, these results prove that the complexity class of problems solvable non-confluently and in polynomial time by this kind of P system is exactly the class .  相似文献   
72.
An obnoxious facility is to be located inside a polygonal region of the plane, maximizing the sum of the k smallest weighted Euclidean distances to n given points, each protected by some polygonal forbidden region. For the unweighted case and k fixed an O(n2logn) time algorithm is presented. For the weighted case a thorough study of the relevant structure of the multiplicatively weighted order-k-Voronoi diagram leads to the design of an O(kn3+n3logn) time algorithm for finding an optimal solution to the anti-t-centrum problem for every t=1,…,k, simultaneously.  相似文献   
73.
Mobile learning is considered an evolution of e-learning that embraces the ubiquitous nature of current computational systems in order to improve teaching and learning. Within this context it is possible to develop mobile applications oriented to learning, but it is also important to assess to what extent such applications actually work. In this paper we present a new tool designed to reinforce students’ knowledge by means of self-assessment. Improvement in student achievement was evaluated and an attitudinal survey was also carried out to measure student attitudes towards this new tool. Three different experimental groups were selected for this research, with students aged from 14 to 21 years old, including high-school and university students. Results show that this kind of tool improves student achievement, especially amongst younger learners, with a relatively low impact on current teaching activities and methodology.  相似文献   
74.
Color is a powerful visual cue in many computer vision applications such as image segmentation and object recognition. However, most of the existing color models depend on the imaging conditions that negatively affect the performance of the task at hand. Often, a reflection model (e.g., Lambertian or dichromatic reflectance) is used to derive color invariant models. However, this approach may be too restricted to model real-world scenes in which different reflectance mechanisms can hold simultaneously.  相似文献   
75.
This paper presents a novel control design technique in order to obtain a guaranteed cost fuzzy controller subject to constraints on the input channel. This guaranteed cost control law is obtained via multi-parametric quadratic programming. The result is a piecewise fuzzy control law where the state partition is defined by fuzzy inequalities. The parameters of the Lyapunov function can be obtained previously using Linear Matrix Inequalities optimization.  相似文献   
76.
77.
A Wireless Mesh Network (WMN) is composed of multiple Access Points (APs) that are connected together using the radio channel and by a limited number of gateway APs connected to the Internet. In this paper, we address the problem of gateway placement that consists of minimizing the number of gateways while satisfying system performance requirements. Along with the placement problem, the formulation includes joint routing and scheduling to account for the problem of interference and to enable spacial reuse. The problem, which we coined GPSRP (Gateway Placement and Spatial Reuse Problem), allows a much more efficient use of the available resources and reduces overall gateway costs. This article presents for the first time a mathematical formulation of the problem and discusses its advantages and limitations with respect to other approaches.  相似文献   
78.
The availability of multicore processors and programmable NICs, such as TOEs (TCP/IP Offloading Engines), provides new opportunities for designing efficient network interfaces to cope with the gap between the improvement rates of link bandwidths and microprocessor performance. This gap poses important challenges related with the high computational requirements associated to the traffic volumes and wider functionality that the network interface has to support. This way, taking into account the rate of link bandwidth improvement and the ever changing and increasing application demands, efficient network interface architectures require scalability and flexibility. An opportunity to reach these goals comes from the exploitation of the parallelism in the communication path by distributing the protocol processing work across processors which are available in the computer, i.e. multicore microprocessors and programmable NICs.Thus, after a brief review of the different solutions that have been previously proposed for speeding up network interfaces, this paper analyzes the onloading and offloading alternatives. Both strategies try to release host CPU cycles by taking advantage of the communication workload execution in other processors present in the node. Nevertheless, whereas onloading uses another general-purpose processor, either included in a chip multiprocessor (CMP) or in a symmetric multiprocessor (SMP), offloading takes advantage of processors in programmable network interface cards (NICs). From our experiments, implemented by using a full-system simulator, we provide a fair and more complete comparison between onloading and offloading. Thus, it is shown that the relative improvement on peak throughput offered by offloading and onloading depends on the rate of application workload to communication overhead, the message sizes, and on the characteristics of the system architecture, more specifically the bandwidth of the buses and the way the NIC is connected to the system processor and memory. In our implementations, offloading provides lower latencies than onloading, although the CPU utilization and interrupts are lower for onloading. Taking into account the conclusions of our experimental results, we propose a hybrid network interface that can take advantage of both, programmable NICs and multicore processors.  相似文献   
79.
In last years, Face recognition based on 3D techniques is an emergent technology which has demonstrated better results than conventional 2D approaches. Using texture (180° multi-view image) and depth maps is supposed to increase the robustness towards the two main challenges in Face Recognition: Pose and illumination. Nevertheless, 3D data should be acquired under highly controlled conditions and in most cases depends on the collaboration of the subject to be recognized. Thus, in applications such as surveillance or control access points, this kind of 3D data may not be available during the recognition process. This leads to a new paradigm using some mixed 2D-3D face recognition systems where 3D data is used in the training but either 2D or 3D information can be used in the recognition depending on the scenario. Following this concept, where only part of the information (partial concept) is used in the recognition, a novel method is presented in this work. This has been called Partial Principal Component Analysis (P2CA) since they fuse the Partial concept with the fundamentals of the well known PCA algorithm. This strategy has been proven to be very robust in pose variation scenarios showing that the 3D training process retains all the spatial information of the face while the 2D picture effectively recovers the face information from the available data. Furthermore, in this work, a novel approach for the automatic creation of 180° aligned cylindrical projected face images using nine different views is presented. These face images are created by using a cylindrical approximation for the real object surface. The alignment is done by applying first a global 2D affine transformation of the image, and afterward a local transformation of the desired face features using a triangle mesh. This local alignment allows a closer look to the feature properties and not the differences. Finally, these aligned face images are used for training a pose invariant face recognition approach (P2CA).  相似文献   
80.
High performance processor designs have evolved toward architectures that integrate multiple processing cores on the same chip. As the number of cores inside a Chip MultiProcessor (CMP) increases, the interconnection network will have significant impact on both overall performance and energy consumption as previous studies have shown. Moreover, wires used in such interconnect can be designed with varying latency, bandwidth and power characteristics. In this work, we show how messages can be efficiently managed in tiled CMP, from the point of view of both performance and energy, by combining both address compression with a heterogeneous interconnect. In particular, our proposal is based on applying an address compression scheme that dynamically compresses the addresses within coherence messages allowing for a significant area slack. The arising area is exploited for wire latency improvement by using a heterogeneous interconnection network comprised of a small set of very-low-latency wires for critical short-messages in addition to baseline wires. Detailed simulations of a 16-core CMP show that our proposal obtains average improvements of 10% in execution time and 38% in the energy-delay2 product of the interconnect. Additionally, the sensitivity analysis shows that our proposal performs well when either OoO cores or caches with higher latencies are considered.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号