首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   563430篇
  免费   109456篇
  国内免费   49158篇
电工技术   50361篇
技术理论   61篇
综合类   47132篇
化学工业   86264篇
金属工艺   44566篇
机械仪表   31529篇
建筑科学   42272篇
矿业工程   24826篇
能源动力   19209篇
轻工业   46634篇
水利工程   14528篇
石油天然气   35267篇
武器工业   6684篇
无线电   71188篇
一般工业技术   71786篇
冶金工业   26024篇
原子能技术   5722篇
自动化技术   97991篇
  2024年   9413篇
  2023年   11346篇
  2022年   15626篇
  2021年   20829篇
  2020年   20142篇
  2019年   26197篇
  2018年   29017篇
  2017年   31282篇
  2016年   30452篇
  2015年   33230篇
  2014年   35836篇
  2013年   38700篇
  2012年   39670篇
  2011年   39041篇
  2010年   34772篇
  2009年   30523篇
  2008年   28645篇
  2007年   27078篇
  2006年   26639篇
  2005年   23696篇
  2004年   20003篇
  2003年   17524篇
  2002年   16543篇
  2001年   14735篇
  2000年   14068篇
  1999年   14300篇
  1998年   11445篇
  1997年   9975篇
  1996年   9474篇
  1995年   8441篇
  1994年   6860篇
  1993年   5370篇
  1992年   4746篇
  1991年   3518篇
  1990年   2771篇
  1989年   2453篇
  1988年   1955篇
  1987年   892篇
  1986年   706篇
  1985年   495篇
  1984年   356篇
  1983年   272篇
  1982年   289篇
  1981年   213篇
  1980年   194篇
  1976年   253篇
  1975年   209篇
  1972年   242篇
  1971年   134篇
  1960年   207篇
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
81.
The authors have developed a 2-D device simulator for heterostructure metal-semiconductor-metal (MSM) photodetectors. They have incorporated a model of multilayer optics into the simulator and used it to analyze the temporal response of a resonant-cavity enhanced heterostructure with a confining buffer layer and a distributed Bragg reflector (DBR). The authors show that through fine tuning the layer thicknesses, optical resonance enhancement of the light absorption can be obtained  相似文献   
82.
In this paper, we present efficient VLSI architectures for full-search block-matching motion estimation (BMME) algorithm. Given a search range, we partition it into sub-search arrays called tiles. By fully exploiting data dependency within a tile, efficient VLSI architectures can be obtained. Using the proposed VLSI architectures, all the block-matchings in a tile can be processed in parallel. All the tiles within a search range can be processed serially or concurrently depending on various requirements. With the consideration of processing speed, hardware cost, and I/O bandwidth, the optimal tile size for a specific video application is analyzed. By partitioning a search range into tiles with appropriate size, flexible VLSI designs with different throughput can be obtained. In this way, cost effective VLSI designs for a wide range of video applications, from H.261 to HDTV, can be achieved.  相似文献   
83.
The superconducting properties and the phase and chemical composition of Bi x Pb0.3Sb0.1Sr y Ca2Cu3Oz (x=1.5, 1.6, and 1.7;y=1.9, 2.0, and 2.1) materials synthesized by one-step and multistep thermal treatments have been investigated. The multistep annealing between 825–875°C promotes the 2223 phase. The change of Bi concentration has little effect on the 2223 phase formation, regardless of the kind of thermal treatment used, but increasing the Sr concentration (y> 2) strongly inhibits this phase. It has also been established that the loss of Pb after synthesis depends on the initial Bi concentration. The loss of Pb decreases when the initial Bi content is lower.  相似文献   
84.
The hydrolysis of isocyanic acid in the gaseous phase has been investigated at temperatures between 553 and 613 K by mass spectrometry and evaluated to obtain the corresponding kinetic data. The reaction order and reaction constant have been determined. Finally, the influence of water on the catalysed formation of melamine from isocyanic acid under the operating conditions employed has been investigated in order to determine whether there is a need to try the process gas.  相似文献   
85.
A general numerical model is described for the dissolution kinetics of spherical particles in binary systems for any combination of first order reactions at the particle-matrix interface and long distance diffusion within the matrix. The model is applicable to both finite and infinite media and handles both complete and partial particle dissolution. It is shown that interfacial reactions can have a strong effect on the dissolution kinetics, the solute concentration at the particle-matrix interface and the solute concentration profile in the matrix.  相似文献   
86.
吴正立  严利人 《微电子学》1996,26(3):189-191
隧道小孔中超薄SiO2的生长是EEPROM电路制造的关键工艺之一。采用SUPREM-Ⅲ工艺模拟程序对超薄SiO2的热生长进行了工艺模拟,经过大量的工艺实验及优化,确定了超薄SiO2的最佳生长条件,生长出的SiO2性能良好,完全可满足EEPROM研制的要求。  相似文献   
87.
Thermal conductivity of apple and potato samples was measured by means of a specifically designed apparatus based on Fitch's method. The thermal conductivity was determined at various moisture contents at the sample mean temperature of 30 °C. As expected the conductivity decreases with the decrease in moisture content. Thermal conductivity data were correlated with moisture content using a straight line.  相似文献   
88.
89.
This paper discusses strategies for implementing DSP systems using residue replication. The theory, recently introduced by two of the authors, uses formal polynomial ring mappings, from binary representations, to direct product ring implementation of integer processing arrays. The mapping produces completely independent computational arrays each computing over the same ring. This paper describes an architecture and processing array to implement, and take advantage of, the special computational ring structures that result from the mapping. A brief review of the theory and mapping techniques, is followed by the discussion of the architecture and VLSI design of an efficient inner product processing array using Fermat Primes.  相似文献   
90.
Dynamic Programming (DP) applies to many signal and image processing applications including boundary following, the Viterbi algorithm, dynamic time warping, etc. This paper presents an array processor implementation of generic dynamic programming. Our architecture is a SIMD array attached to a host computer. The processing element of the architecture is based on an ASIC design opting for maximum speed-up. By adopting a torus interconnection network, a dual buffer structure, and a multilevel pipeline, the performance of the DP chip is expected to reach the order of several GOPS. The paper discusses both the dedicated hardware design and the data flow control of the DP chip and the total array.This work was supported in part by the NATO, Scientific and Environmental Affairs Division, Collaborative Research Grant SA.5-2-05(CRG.960201)424/96/JARC-501.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号