首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   249681篇
  免费   3689篇
  国内免费   1704篇
电工技术   4956篇
综合类   397篇
化学工业   34651篇
金属工艺   10438篇
机械仪表   7823篇
建筑科学   6394篇
矿业工程   542篇
能源动力   6746篇
轻工业   22930篇
水利工程   1772篇
石油天然气   1223篇
武器工业   22篇
无线电   35675篇
一般工业技术   48336篇
冶金工业   49062篇
原子能技术   3614篇
自动化技术   20493篇
  2021年   1545篇
  2019年   1537篇
  2018年   2212篇
  2017年   2241篇
  2016年   2431篇
  2015年   2009篇
  2014年   3293篇
  2013年   11060篇
  2012年   5679篇
  2011年   8194篇
  2010年   6487篇
  2009年   7645篇
  2008年   8242篇
  2007年   8535篇
  2006年   7713篇
  2005年   7163篇
  2004年   6925篇
  2003年   6676篇
  2002年   6347篇
  2001年   6702篇
  2000年   6240篇
  1999年   6604篇
  1998年   15989篇
  1997年   11315篇
  1996年   9102篇
  1995年   6754篇
  1994年   6035篇
  1993年   5827篇
  1992年   4282篇
  1991年   4168篇
  1990年   4056篇
  1989年   3848篇
  1988年   3584篇
  1987年   3000篇
  1986年   2983篇
  1985年   3424篇
  1984年   3084篇
  1983年   2859篇
  1982年   2720篇
  1981年   2650篇
  1980年   2394篇
  1979年   2328篇
  1978年   2154篇
  1977年   2615篇
  1976年   3513篇
  1975年   1863篇
  1974年   1686篇
  1973年   1700篇
  1972年   1386篇
  1971年   1258篇
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
131.
132.
An efficient method for preparation of semiconductor quantum rod films for robust lasing in a cylindrical microcavity is reported. A capillary tube, serving as the laser cavity, is filled with a solution of nanocrystals and irradiated with a series of intense nanosecond laser pulses to produce a nanocrystal film on the capillary surface. The films exhibit intense room‐temperature lasing in whispering‐gallery modes that develop at the film–capillary interface as corroborated from the spacing detected for the lasing modes. Good lasing stability is observed at moderate pump powers. The method was applied successfully to several quantum‐rod samples of various sizes.  相似文献   
133.
This paper describes techniques for the on-chip measurement of high-frequency and/or high-bandwidth electrical phenomena in ultra large-scale integration environments. The techniques rely on the integration of multiple compact and robust electronic test devices, or cores, at various locations within an integrated circuit. The cores consist primarily of signal generators that approximate the output of a sigma-delta modulator using finite repetitious bit patterns and a small set of highly robust analog components. They are capable of digitizing on-chip signals at gigahertz rates even using low-cost manufacturing processes. Simple communication between the multiple cores enables the migration of many "board-level" type measurements down to the chip level.  相似文献   
134.
We establish a systematic methodology to design and analyse electromagnetic components such as advanced multilayer ceramic capacitors (MLCCs) using the finite element (FE) method. We employ a coupled formulation to compute the interaction between the electric and magnetic fields. Unlike a linear distribution of current assumed in the circuit model, an accurate electrostatic solution to model the entire advanced MLCCs (4 × 4 × 27 = 432 cells) is presented. The FE solution is used to compute the lumped parameters for a range of frequencies. These lumped parameters are then used to compute the parasitic elements of the MLCCs. We introduce two algorithms to efficiently analyse the behaviour of a capacitor with changing frequency. The lower frequency (much below the self‐resonant frequency of the capacitor) algorithm separates the effect of the electric and magnetic fields and reduces the computational effort required to solve the FE problem, whereas, the high‐frequency algorithm couples the effect between the electric and the magnetic fields. We use these algorithms in conjunction with a new multiple scale technique to effectively determine the small values of R, L and C in MLCCs. The formulation, the implementation, and the numerical results demonstrate the efficacy of the present FE formulation and establish a systematic methodology to design and analyse advanced electromagnetic components. Copyright © 2003 John Wiley & Sons, Ltd.  相似文献   
135.
An extremal self-dual doubly-even binary (n,k,d) code has a minimum weight d=4/spl lfloor/n/24/spl rfloor/+4. Of such codes with length divisible by 24, the Golay code is the only (24,12,8) code, the extended quadratic residue code is the only known (48,24,12) code, and there is no known (72,36,16) code. One may partition the search for a (48,24,12) self-dual doubly-even code into three cases. A previous search assuming one of the cases found only the extended quadratic residue code. We examine the remaining two cases. Separate searches assuming each of the remaining cases found no codes and thus the extended quadratic residue code is the only doubly-even self-dual (48,24,12) code.  相似文献   
136.
Several kinds of waveguide components such as curved waveguide bends, arbitrary angle waveguide bends and T-junctions have been analyzed with boundary element method in this paper. A new discretization method for the boundary element method to solve the waveguide discontinuities has been given. The numerical results obtained agree well with the experimental results and numerical results in other literature. Especially, the scattering characteristics of Forded E-, H-plane T-junctions in 3mm band have been analyzed using boundary element method and the calculation results are presented.  相似文献   
137.
138.
The recent advancement in high- performance semiconductor packages has been driven by the need for higher pin count and superior heat dissipation. A one-piece cavity lid flip chip ball grid array (BGA) package with high pin count and targeted reliability has emerged as a popular choice. The flip chip technology can accommodate an I/O count of more than five hundreds500, and the die junction temperature can be reduced to a minimum level by a metal heat spreader attachment. None the less, greater expectations on these high-performance packages arose such as better substrate real estate utilization for multiple chips, ease in handling for thinner core substrates, and improved board- level solder joint reliability. A new design of the flip chip BGA package has been looked into for meeting such requirements. By encapsulating the flip chip with molding compound leaving the die top exposed, a planar top surface can be formed. A, and a flat lid can then be mounted on the planar mold/die top surface. In this manner the direct interaction of the metal lid with the substrate can be removed. The new package is thus less rigid under thermal loading and solder joint reliability enhancement is expected. This paper discusses the process development of the new package and its advantages for improved solder joint fatigue life, and being a multichip package and thin core substrate options. Finite-element simulations have been employed for the study of its structural integrity, thermal, and electrical performances. Detailed package and board-level reliability test results will also be reported  相似文献   
139.
Historical, high-resolution rain series are the backbone of modern combined sewer overflow (CSO) structure design. These rain series are the input to the computational estimation of the performance of the measures with respect to CSO pollution abatement. However, those historical precipitation measurements are available at only a few locations. Frequently rain series have to be used from gauging stations at a significant distance. In order to judge and to compensate for this influence an estimate between rain characteristics and combined sewer outflow (CSO) performance indicators would be useful. In this paper such correlations have been sought for a collection of 37 rain series covering large areas of Europe. It was found that the mean annual rain volume can explain most of the variances for the performance indicators Number of overflows and CSO volume. For explaining the spatial differences in the efficiency of the CSO structure another rain characteristic, i.e. the maximum event with a return period of one year, is to be used.  相似文献   
140.
A new type of a flexible printed circuit board with landless vias is developed using a novel method called interconnection via nanoporous structure (INPS). This method can make wires and vias of the printed circuit board simultaneously by a single photo-exposure process. A new photo-induced selective plating method was used to impregnate a nanoporous substrate with copper, and a new photomask was designed, which constitutes of a completely vacant large hole for via and aggregation patterns of very fine holes for wire. Because of the simple process, the INPS board is characterized by landless vias and very fine circuit. Owing to the structure, it is also characterized by flexibility and detachable wires.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号