首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   6737篇
  免费   570篇
  国内免费   17篇
电工技术   77篇
综合类   12篇
化学工业   1880篇
金属工艺   231篇
机械仪表   335篇
建筑科学   101篇
矿业工程   2篇
能源动力   350篇
轻工业   457篇
水利工程   9篇
石油天然气   6篇
武器工业   1篇
无线电   1116篇
一般工业技术   1447篇
冶金工业   603篇
原子能技术   41篇
自动化技术   656篇
  2024年   4篇
  2023年   68篇
  2022年   102篇
  2021年   175篇
  2020年   135篇
  2019年   184篇
  2018年   227篇
  2017年   215篇
  2016年   251篇
  2015年   229篇
  2014年   317篇
  2013年   409篇
  2012年   478篇
  2011年   523篇
  2010年   427篇
  2009年   422篇
  2008年   367篇
  2007年   284篇
  2006年   263篇
  2005年   216篇
  2004年   201篇
  2003年   229篇
  2002年   183篇
  2001年   127篇
  2000年   136篇
  1999年   134篇
  1998年   266篇
  1997年   162篇
  1996年   109篇
  1995年   79篇
  1994年   67篇
  1993年   46篇
  1992年   44篇
  1991年   27篇
  1990年   30篇
  1989年   33篇
  1988年   17篇
  1987年   22篇
  1986年   19篇
  1985年   9篇
  1984年   13篇
  1983年   12篇
  1982年   4篇
  1981年   8篇
  1980年   4篇
  1978年   4篇
  1977年   13篇
  1976年   23篇
  1975年   3篇
  1970年   1篇
排序方式: 共有7324条查询结果,搜索用时 0 毫秒
101.
This paper reports the temperature dependence of SILC and hot carrier induced drain leakage current, and their impact on the refresh time in Giga-bit level DRAM with practical considerations. SILC has been found to increase as the monitoring and stress temperature increases. Due to the generation of interface states, hot carrier induced pn junction leakage current and band-to-band tunneling current have been found to increase as the monitoring temperature increases.From the simulation results of a refresh circuit for Giga-bit level DRAM, it has been found that the increase of SILC with stress time is a dominant factor in refresh failure below 373K, and the pn junction leakage current will be a dominant factor at the high elevated temperature. It has been also observed that the increase of hot carrier induced drain leakage current can be a cause for the refresh failure.  相似文献   
102.
Organometal perovskite single crystals have been recognized as a promising platform for high-performance optoelectronic devices, featuring high crystallinity and stability. However, a high trap density and structural nonuniformity at the surface have been major barriers to the progress of single crystal-based optoelectronic devices. Here, the formation of a unique nanoisland structure is reported at the surface of the facet-controlled cuboid MAPbI3 (MA = CH3NH3+) single crystals through a cation interdiffusion process enabled by energetically vaporized CsI. The interdiffusion of mobile ions between the bulk and the surface is triggered by thermally activated CsI vapor, which reconstructs the surface that is rich in MA and CsI with reduced dangling bonds. Simultaneously, an array of Cs-Pb-rich nanoislands is constructed on the surface of the MAPbI3 single crystals. This newly reconstructed nanoisland surface enhances the light absorbance over 50% and increases the charge carrier mobility from 56 to 93 cm2 V−1 s−1. As confirmed by Kelvin probe force microscopy, the nanoislands form a gradient band bending that prevents recombination of excess carriers, and thus, enhances lateral carrier transport properties. This unique engineering of the single crystal surface provides a pathway towards developing high-quality perovskite single-crystal surface for optoelectronic applications.  相似文献   
103.
When the number of users is finite, the performance improvement of the orthogonal random beamforming (ORBF) scheme is limited in high signal‐to‐noise ratio regions. In this paper, to improve the performance of the ORBF scheme, the user set and transmit power allocation are jointly determined to maximize sum rate under the total transmit power constraint. First, the transmit power allocation problem is expressed as a function of a given user set. Based on this expression, the optimal user set with the maximum sum rate is determined. The suboptimal procedure is also presented to reduce the computational complexity, which separates the user set selection procedure and transmit power allocation procedure.  相似文献   
104.
Design of a 3-D fully depleted SOI computational RAM   总被引:1,自引:0,他引:1  
We introduce a three-dimensional (3-D) processor-in-memory integrated circuit design that provides progressively increasing processing power as the number of stacked dies increases, while incurring no extra design effort or mask sets. Innovative techniques for processor/memory redundancy and fast global bus evaluation are described. The architecture can be augmented with a nearest-neighbor physical 3-D communications network that can substantially reduce interconnect lengths and relieve routing congestion. The test chip, with 128 Kb of memory and 512 processing elements (PEs) on two fully depleted silicon-on-insulator (SOI) dies, can achieve a peak of 170 billion-bit-operations per second at 400 MHz.  相似文献   
105.
We consider an urban fiber-optic microcellular system in which a cigar-shaped cell consists of several microzones with their own antenna sites connected to a central station through optical fibers. To increase the efficiency of radio resources and reduce unnecessary handoffs between microzones, we propose a movable safety zone scheme. A safety zone is a virtually guarded area that does not permit cochannel interference. Outside the safety zone, cochannels can be reused. The safety zone can move under the condition that its user does not meet cochannel interference as he moves to an adjacent microzone. Considering user mobility characteristics in the cigar-shaped cell, we analyze and evaluate the proposed system in terms of intracell and intercell handoff rates, blocking probability, intracell call-dropping probability, and channel reuse parameter. The proposed system can handle a traffic capacity of about 12 Erlangs for seven traffic channels under a call blocking probability of 1% and generates a negligible number of intracell handoffs compared with those of intercell handoffs  相似文献   
106.
On-resistance of P-channel REduced SURface Field (RESURF) lateral double-diffused MOS (LDMOS) transistors has been improved by using a new tapered TEOS field oxide on the drift region of the devices. The new tapered oxidation technique provides better uniformity, less than 3%, and reproducibility. With the similar breakdown voltage (VB), at Vgs=-5.0 V, the specific on-resistance (Rsp) of the LDMOS with the tapered field oxide is about 31.5 mΩ·cm 2, while that of the LDMOS with the conventional field oxide is about Rsp=57 mΩ·cm2. The uniformities of Rsp and VB are less than 5 and 3%, respectively  相似文献   
107.
This paper investigates several power allocation policies in orthogonal frequency division multiplexing -based cognitive radio networks under the different availability of inter-system channel state information (CSI) and the different capability of licensed primary users (PUs). Specifically, we deal with two types of PUs having different capabilities: a dumb (peak interference-power tolerable) PU and a more sophisticated (average interference-power tolerable) PU. For such PU models, we first formulate two optimization problems that maximize the capacity of unlicensed secondary user (SU) while maintaining the quality of service of PU under the assumption that both intra- and inter-system CSI are fully available. However, due to loose cooperation between SU and PU, it may be difficult or even infeasible for SU to obtain the full inter-system CSI. Thus, under the partial inter-system CSI setting, we also formulate another two optimization problems by introducing interference-power outage constraints. We propose optimal and efficient suboptimal power allocation policies for these four problems. Extensive numerical results demonstrate that the spectral efficiency achieved by SU with partial inter-system CSI is less than half of what is achieved with full inter-system CSI within a reasonable range of outage probability (e.g., less than 10 %). Further, it is shown that the average interference-power tolerable PU can help to increase the saturated spectral efficiency of SU by about 20 and 50 % in both cases of full and partial inter-system CSI, respectively.  相似文献   
108.
The cell-to-cell interference (CCI) becomes the major source of distortion in NAND Flash memory as the feature size continuously decreases. As a result, removing the interference is crucial to ensure storage reliability while increasing the memory density. Along with the CCI, data retention also becomes a problem because only a small number of charges are stored at each cell. In this research, we propose a CCI cancelation algorithm that can remove or mitigate the CCI even when the data retention noise is fairly large. The coefficients for the proposed CCI canceler are adaptively found by minimizing the estimation error of the CCI, and the least squares method is used for the optimization. To reduce the number of voltage sensing operations, optimal multi-level memory sensing schemes for the proposed CCI canceler are studied. The developed algorithm is applied to both simulated and real NAND Flash memory, and it is demonstrated that the CCI canceler significantly lowers the bit error rate (BER) of multi-level cell (MLC) NAND Flash memory.  相似文献   
109.
110.
The packing effects induced by the hydrophilic ethylene glycol oligomer side chains occurred in a P3HT:PC61BM mixture upon the addition of small amounts of BP93 (containing 7 mol% PEGT blocks), leading to an enhanced crystallinity among the P3HT molecules, even in a P3HT:PC61BM blend. The enhanced crystallinity improved the charge transport and current density (8.3–11.1 mA/cm2) and increased the power conversion efficiency (3.1–3.9%) in an organic solar cell.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号