首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   197532篇
  免费   2362篇
  国内免费   629篇
电工技术   4057篇
综合类   123篇
化学工业   26606篇
金属工艺   7510篇
机械仪表   5464篇
建筑科学   4037篇
矿业工程   746篇
能源动力   4665篇
轻工业   14410篇
水利工程   1694篇
石油天然气   2843篇
武器工业   7篇
无线电   27287篇
一般工业技术   37396篇
冶金工业   45374篇
原子能技术   3564篇
自动化技术   14740篇
  2021年   1252篇
  2019年   1295篇
  2018年   2138篇
  2017年   2111篇
  2016年   2175篇
  2015年   1496篇
  2014年   2622篇
  2013年   7953篇
  2012年   4468篇
  2011年   6113篇
  2010年   4933篇
  2009年   5775篇
  2008年   6151篇
  2007年   6198篇
  2006年   5633篇
  2005年   5303篇
  2004年   5249篇
  2003年   5088篇
  2002年   4898篇
  2001年   5305篇
  2000年   4915篇
  1999年   5435篇
  1998年   15616篇
  1997年   10310篇
  1996年   7929篇
  1995年   5783篇
  1994年   5013篇
  1993年   5020篇
  1992年   3386篇
  1991年   3260篇
  1990年   3216篇
  1989年   3039篇
  1988年   2785篇
  1987年   2235篇
  1986年   2301篇
  1985年   2606篇
  1984年   2312篇
  1983年   2062篇
  1982年   1901篇
  1981年   2043篇
  1980年   1790篇
  1979年   1659篇
  1978年   1656篇
  1977年   2021篇
  1976年   2702篇
  1975年   1422篇
  1974年   1369篇
  1973年   1316篇
  1972年   1124篇
  1971年   956篇
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
151.
Solder joints are generated using a variety of methods to provide both mechanical and electrical connection for applications such as flip-chip, wafer level packaging, fine pitch, ball-grid array, and chip scale packages. Solder joint shape prediction has been incorporated as a key tool to aid in process development, wafer level and package level design and development, assembly, and reliability enhancement. This work demonstrates the application of an analytical model and the Surface Evolver software in analyzing a variety of solder processing methods and package types. Bump and joint shape prediction was conducted for the design of wafer level bumping, flip-chip assembly, and wafer level packaging. The results from the prediction methodologies are validated with experimentally measured geometries at each level of design.  相似文献   
152.
153.
The generation-over-generation scaling of critical CMOS technology parameters is ultimately bound by nonscalable limitations, such as the thermal voltage and the elementary electronic charge. Sustained improvement in performance and density has required the introduction of new device structures and materials. Partially depleted SOI, a most recent MOSFET innovation, has extended VLSI performance while introducing unique idiosyncrasies. Fully depleted SOI is one logical extension of this device design direction. Gate dielectric tunneling, device self-heating, and single-event upsets present developers of these next-generation devices with new challenges. Strained silicon and high-permittivity gate dielectric are examples of new materials that will enable CMOS developers to continue to deliver device performance enhancements in the sub-100 nm regime.  相似文献   
154.
The authors report on the effects of silicon nitride (SiN) surface passivation and high-electric field stress (hot electron stress) on the degradation of undoped AlGaN-GaN power HFETs. Stressed devices demonstrated a decrease in the drain current and maximum transconductance and an increase in the parasitic drain series resistance, gate leakage, and subthreshold current. The unpassivated devices showed more significant degradation than SiN passivated devices. Gate lag phenomenon was observed from unpassivated devices and removed by SiN passivation. However, SiN passivated devices also showed gate lag phenomena after high-electric field stress, which suggests possible changes in surface trap profiles occurred during high-electric field stress test.  相似文献   
155.
A hybrid optical fibre amplifier is described that consists of a fluoride-based thulium-doped fibre amplifier and a silica-based erbium-doped fibre amplifier connected in a cascade. The amplifier has a gain of more than 25 dB and a noise figure of less than 9 dB over a wide wavelength region of 1458-1540 nm.  相似文献   
156.
This work examines the correlation between the 1H‐NMR T2 relaxation constant and the mechanical properties of aged crosslinked polyolefin cable insulation. T2 experiments on unswollen samples could not differentiate between unaged and highly aged materials; all exhibited 1H T2 constants of approximately 0.5 ms. To accentuate the effects of aging, samples were swollen in various solvents. Unaged samples had T2 values of approximately 15 ms in good solvents. With thermal aging, T2 values decreased as the ultimate tensile elongation decreased. However, the correlation between T2 and elongation differed for samples irradiated with high‐energy radiation and for materials aged above versus below the crystalline melting temperature. © 2003 Wiley Periodicals, Inc. J Appl Polym Sci 90: 2578–2582, 2003  相似文献   
157.
Given Hong Kong's special circumstances of small physical size, advanced infrastructure, and low shopping cost, a survey is designed under which supply-side problems in Internet business-to-consumer (B2C) e-commerce are indirectly revealed by responses on the demand side. Difficulties arising from the reluctance to answer questionnaires on the part of e-firms wary about trade and innovation secrets and their small number at the outset are thereby overcome. Survey data on demand-side obstacle factors in the form of perceived low e-shopping comparability, e-shopping inconvenience, e-transaction insecurity, and poor Internet privacy, together with orientation toward social interaction and low awareness on the part of consumers, translate into information on notionally matching supply-side hurdles. Regression analysis and hypothesis testing indicate statistical significance for the above hurdle factors in terms of impact on individual unwillingness to shop online. These results add to the inductive basis for future research into a general demand-supply theory of Internet B2C e-commerce and offer an empirically-grounded position against which the effects of later supply-side changes can be evaluated. Useful information also follows for engineer-managers seeking to compare marginal improvements in supply-side problems, particularly in the form of estimated substitution ratios.  相似文献   
158.
The probing of the micromechanical properties within a two‐dimensional polymer structure with sixfold symmetry fabricated via interference lithography reveals a nonuniform spatial distribution in the elastic modulus “imprinted” with an interference pattern in work reported by Tsukruk, Thomas, and co‐workers on p. 1324. The image prepared by M. Lemieux and T. Gorishnyy shows how the interference pattern is formed by three laser beams and is transferred to the solid polymer structure. The elastic and plastic properties within a two‐dimensional polymer (SU8) structure with sixfold symmetry fabricated via interference lithography are presented. There is a nonuniform spatial distribution in the elastic modulus, with a higher elastic modulus obtained for nodes (brightest regions in the laser interference pattern) and a lower elastic modulus for beams (darkest regions in the laser interference pattern) of the photopatterned films. We suggest that such a nonuniformity and unusual plastic behavior are related to the variable material properties “imprinted” by the interference pattern.  相似文献   
159.
Hg/sub 0.82/Re/sub 0.18/Ba/sub 2/Ca/sub 2/Cu/sub 3/O/sub 8+/spl delta// polycrystalline samples were successfully obtained by using different oxygen partial pressure in the annealing treatment of the precursor ceramic. The doping state was confirmed by X-ray powder diffraction pattern analysis and by observing distinct thermopower values at room temperature. Also, the intergrain regions have shown an improvement in the critical current density when using the precursor preparation with 10% O/sub 2/ and 90% Ar (optimal doped). The optimal doped sample has presented the highest /spl alpha/ exponent of the J/sub c//spl prop/[1-(T/T/sub c/)/sup 2/]/sup /spl alpha// dependence. For the case of (Hg,Re)-1223 polycrystalline superconductor applications, the /spl alpha/ exponent can be used as a junction quality parameter.  相似文献   
160.
Design equations for satisfying the off-nominal operating condition [i.e., only the zero-voltage switching (ZVS) condition] of the Class-E amplifier with a linear shunt capacitance at a duty ratio D=0.5 are derived. A new parameter s (V/s), called the slope of switch voltage when the switch turns on is introduced to obtain an image of the distance from the nominal conditions. By examining off-nominal Class-E operation degree of the design freedom of the Class-E amplifier increases by one. In addition various amplifier parameters such as operating frequency, output power, and load resistance range can be set as design specifications. For example, the peak switch voltage and switch current can be taken into account in the design procedure. Examples of a design procedure of the Class-E amplifier for off-nominal operation are given. The theoretical results were verified with PSpice simulation and experiments.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号