排序方式: 共有86条查询结果,搜索用时 15 毫秒
21.
22.
Low power DCVSL circuits employing AC power supply 总被引:2,自引:0,他引:2
In view of changing the type of energy conversion in CMOS circuits, this paper investigates low power CMOS circuit design, which adopts a gradually changing power clock. First, we discuss the algebraic expressions and the corresponding properties of clocked power signals. Then the design procedure is summed up for converting complementary CMOS logic gates employing DC power to the power-clocked CMOS gates employing AC power. On this basis, the design of differential cas-code voltage switch logic (DCVSL) circuits employing AC power clocks is proposed. The PSPICE simulations using a sinusoidal power-clock demonstrate that the designed power-clocked DCVSL circuit has a correct logic function and low power characteristics. Finally, an interface circuit to convert clocked signals into the standard logic levels of a CMOS circuit is proposed, and its validity is verified by computer simulations. 相似文献
23.
By using comparison operations, three basic operations, AND, OR and NOT, in Boolean algebra are re-defined Based on the characteristic that the voltage signals are easy to implement comparison operation, various logic functions realized by connecting emitters of the bipolar transistor are analyzed. Furthermore, a novel multiple-β transistor and the linear AND-OR gate, which is composed of the transistor, are investigated. Super high-speed characteristic and multiple-cascade capability of the linear AND-OR gate are verified by PSPICE simulation. Based on the analysis of high-speed switch, which is compatible with the linear AND-OR gate, a high-speed inverter is proposed, which is composed of multiple-β transistors. The corresponding flip-flop design is also given. Finally, the criterion for using linear AND-OR gate to design high-speed switching circuits are presented. Some combinational and sequential circuits are designed as the practical examples. Discussion indicates that the switching circuits bas 相似文献
24.
THE QUATERNARY INTERFACE TECHNIQUE IN ECL INTEGRATED CIRCUITS 总被引:1,自引:0,他引:1
The theory of differential current switches which applies to the design of multivaluedECL circuits is introduced.In this theory,the switching state of differential transistor pairand signal in ECL circuits are described by switching variables and quaternary signal variables,respectively.he connection operations between the two kinds of variables are introduced todescribe the action process between switching element and signal in the circuits.Based on thistheory,two kinds of interface circuits-2-4 encoder and 4-2 decoder are designed.The computersimulation for the designed circuits by using SPICE program confirms that both circuits havecorrect logic functions,desired DO transfer characteristics and transient characteristics.Theseinterface circuits are compatible with binary circuits in the integrated process,the power supplyequipment,the logic stage and the transient characteristic.Therefore,they can be used as input-output interface of the existing binary ECL integrated circuits so as to decrease the number ofpins of a chip and the connections between chips. 相似文献
25.
为了省免多值线性反馈移位寄存器中存在的常量乘运算电路,本文以三值逻辑为例,提出了具有Q-2Q双轨输出的三值CMOS触发器的设计,它可与传统的三值模和电路配合,即可实现三值线性反馈移位寄存器。这不仅简化了电路结构,并可提高电路的工作速度,PSPICE模拟证实了Q-2Q触发器设计具有正确的逻辑功能,此设计思想可推广至基数更高的多值线性反馈移位寄存器电路的设计。 相似文献
26.
本文对绝热充电原理以及绝热开关的工作特性进行了详细讨论,建立了绝热开关的能耗计算模型。PSPICE模拟证明了所提出的计算模型的正确性。文章最后对包括输入激励在内的整个绝热开关的能耗进行了综合分析,它是分析复杂绝热电路的基础并为在设计能量恢复型电路时合理选取在关参数提供了理论依据。 相似文献
27.
该文通过对多β晶体管的开关特性分析,结合其射极输入、射极输出、高速工作等特点设计了三值的双边沿触发器。计算机模拟表明该设计具有正确的逻辑功能和高速工作的特性。它可用于三值DYL电路的设计。 相似文献
28.
29.
本文从多值逻辑能提高集成电路处理信息量的观点出发对三值ECL高速集成电路进行研究.文中提出符合双极型晶体管工作原理的基本运算,并讨论了有关性质.在此基础上提出差动电流开关理论,并用于设计若干基本三值ECL电路.使用SPICE 2G5程序的计算机模拟表明,这些电路具有正确的逻辑功能及理想的静态与瞬态特性. 相似文献
30.
低功耗以边沿触发器的逻辑设计 总被引:2,自引:0,他引:2
本文从消除时钟信号冗余跳为而致的无效功耗的要求出发,提出双边沿触发器的设计思想与基于与非门的逻辑设计。用PSPICE程序模拟证实了该种触发器具有正确的逻辑功能,能够正常地应用于时序电路的设计,并且由于时钟工作频率减半而导致系统功耗的明显降低。 相似文献