首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   4322篇
  免费   53篇
  国内免费   11篇
电工技术   44篇
综合类   2篇
化学工业   402篇
金属工艺   82篇
机械仪表   168篇
建筑科学   56篇
矿业工程   3篇
能源动力   112篇
轻工业   83篇
水利工程   26篇
石油天然气   8篇
无线电   511篇
一般工业技术   485篇
冶金工业   1860篇
原子能技术   19篇
自动化技术   525篇
  2023年   26篇
  2022年   57篇
  2021年   57篇
  2020年   50篇
  2019年   53篇
  2018年   66篇
  2017年   57篇
  2016年   81篇
  2015年   54篇
  2014年   65篇
  2013年   171篇
  2012年   88篇
  2011年   129篇
  2010年   106篇
  2009年   99篇
  2008年   102篇
  2007年   96篇
  2006年   90篇
  2005年   80篇
  2004年   59篇
  2003年   60篇
  2002年   66篇
  2001年   55篇
  2000年   63篇
  1999年   107篇
  1998年   632篇
  1997年   344篇
  1996年   255篇
  1995年   139篇
  1994年   125篇
  1993年   155篇
  1992年   60篇
  1991年   54篇
  1990年   54篇
  1989年   52篇
  1988年   48篇
  1987年   40篇
  1986年   40篇
  1985年   46篇
  1984年   23篇
  1983年   34篇
  1982年   36篇
  1981年   37篇
  1980年   36篇
  1979年   34篇
  1978年   17篇
  1977年   53篇
  1976年   74篇
  1975年   14篇
  1973年   11篇
排序方式: 共有4386条查询结果,搜索用时 11 毫秒
111.
A single-stage power-factor-corrected pulsewidth modulation power converter with extended load power range is presented. The topology is based on a zero-voltage zero-current-switched full-bridge (ZVZCS-FB) inverter. Steady-state analysis of the topology shows that by operating the LC load filter in discontinuous mode, the DC-link voltage remains bounded and independent of the load level. Therefore, the load power range can be further expanded, including the no-load operating condition. The analysis also shows that the extension of the load power range is achieved without any penalty in: (1) the input power factor (due to the input current waveshaping feature); (2) the power converter efficiency (due to ZVZCS and the single-stage features); and (3) the load voltage quality (due to the high bandwidth of the phase control loop). Simulated and experimental results are included to show the feasibility of the proposed scheme  相似文献   
112.
This letter presents a fully integrated BiCMOS quadrature voltage-controlled oscillator (QVCO). The QVCO consists of two nMOSFET cross-coupled oscillator stacked in series with source degenerated HBT transistors. SiGe HBT introduces low flicker noise compared to CMOS devices. To generate quadrature phase signals with strong coupling strength, the proposed design uses two MOS-coupled LC-tank cores instead of passive device-coupled cores. This source degeneration topology can improve the phase noise performance of the QVCO as compared to the sub-VCO. The proposed QVCO has been implemented with the TSMC 0.18 μm SiGe 3P6M BiCMOS process, can generate quadrature signals in the frequency range of 4.52–5.05 GHz with core power consumption of 5.76 mW at the dc bias of 1.8 V. At 4.53 GHz, phase noise at 1 MHz offset is ?124.52 dBc/Hz. The die area of the fabricated prototype is 0.453 × 0.898 mm2.  相似文献   
113.
The performance of adaptively grouped multilevel space–time trellis codes (AGMLSTTCs) is limited due to predefined component space–time trellis codes (STTCs) used in multilevel coding and lack of beamforming. In this paper, we present improvement in performance of AGMLSTTCs by combining beamforming and dynamic selection of component STTCs with AGMLSTTCs to design new codes henceforth referred to as weighted adaptively grouped multilevel dynamic space–time trellis codes. The channel state information at transmitter (CSI) is used to select a code set having different sets of generator sequences. The selected code set is used for generating dynamic STTCs (DSTTCs). The DSTTCs are used as component codes in multilevel coding. We use a single full-diversity DSTTC at some initial levels and multiple DSTTCs at some later levels. The single full diversity DSTTC at each initial level spans all transmit antennas and the DSTTC at each later level spans a group of transmit antennas. The CSI is further used to provide a beam forming scheme by properly weighting transmitted signals. Weights are selected that based on CSI at transmitter. The simulation results show that AGMLSTTCs combined with beamforming and DSTTCs provide significant improved error performance over grouped multilevel space–time trellis codes and AGMLSTTCs.  相似文献   
114.
In the method of tapering the cross section of the interaction structure for broadbanding a gyro-TWT, the different portions of the interaction length of the tapered-cross-section waveguide become effective for different frequency ranges if the magnetic field and beam parameters are profiled to maintain the condition of electron cyclotron resonance throughout the interaction length. In the present paper, the study of profiling the magnetic field and beam parameters in steps of the stepped analytical model of a double-tapered disc-loaded circular waveguide was made throughout the steps of the model. In the observed profile, the magnetic flux density in a typical step relative to its value in first-step decreases from first-step (gun-end) to end-step (collector-end) of the model considering the up-tapering schemes, in which structure parameters increase from gun-end to collector-end. Also, the transverse beam velocity in a typical step relative to its value in first-step decreases from gun-end to collector-end. However, the Larmor radius in a typical step relative to its value in first-step as well as the hollow-beam radius in a typical step relative to its value in first-step, both increase from gun-end to collector-end in the model considering the up-tapering schemes.  相似文献   
115.
This paper describes novel multibit static random-access memories (SRAMs) implemented using four-channel spatial wavefunction switched field-effect transistors (SWS FETs) with Ge quantum wells and ZnSSe barriers. A two-bit SRAM cell consists of two back-to-back connected four-channel SWS FETs, where each SWS FET serves as a quaternary inverter. This architecture results in a reduction of the field-effect transistor (FET) count by 75% and data interconnect density by 50%. The designed two-bit SRAM cell is simulated using Berkeley short-channel insulated-gate field-effect transistor equivalent-channel models (for 25-nm FETs). In addition, the binary interface logic and conversion circuitry are designed to integrate the SWS SRAM technology. Our motivation is to stack up multiple bits on a single SRAM cell without multiplying the transistor count. The concept of spatial wavefunction switching (SWS) in the FET structure has been verified experimentally for two- and four-well structures. Quantum simulations exhibiting SWS in four-well Ge SWS FET structures, using the ZnSe/ZnS/ZnMgS/ZnSe gate insulator, are presented. These structures offer higher contrast than Si-SiGe SWS FETs.  相似文献   
116.

In Wireless Sensor Network, sensed data reflects two types of correlations of physical attributes: spatial and temporal. In this paper, a scheme named, Adaptive Prediction Strategy with ClusTering (APSCT) is proposed. In APSCT, a data-driven clustering and grey prediction model is used to exploit both the correlations. APSCT minimizes the transmission of messages in the network. However, the use of prediction includes additional computation overhead. There is a trade-off between prediction accuracy and energy consumption in computation and communication in wireless networks. This paper also gives an approach to calculate the upper and lower bound of the prediction interval which is used to evaluate different confidence levels and provides an energy-efficient sensor environment. Simulation is carried out on real-world data collected by Intel Berkeley Lab and results are compared with existing approaches.

  相似文献   
117.
This paper reports the successful use of ZnSe/ZnS/ZnMgS/ZnS/ZnSe as a gate insulator stack for an InGaAs-based metal–oxide–semiconductor (MOS) device, and demonstrates the threshold voltage shift required in nonvolatile memory devices using a floating gate quantum dot layer. An InGaAs-based nonvolatile memory MOS device was fabricated using a high-κ II–VI tunnel insulator stack and self-assembled GeO x -cladded Ge quantum dots as the charge storage units. A Si3N4 layer was used as the control gate insulator. Capacitance–voltage data showed that, after applying a positive voltage to the gate of a MOS device, charges were being stored in the quantum dots. This was shown by the shift in the flat-band/threshold voltage, simulating the write process of a nonvolatile memory device.  相似文献   
118.
Wireless Personal Communications - In this paper, a UWB–MIMO antenna with the WLAN band-notch (5.1–5.85 GHz) characteristic is offered. This antenna consists of two radiated...  相似文献   
119.
Delay tolerant networks (DTNs) are an emerging class of wireless networks which enable data delivery even in the absence of end-to-end connectivity. Under these circumstances, message replication may be applied to increase the delivery ratio. The requirement of long term storage and message replication puts a burden on network resources such as buffer and bandwidth. Buffer management is an important issue which greatly affects the performance of routing protocols in DTNs. Two main issues in buffer management are drop decision when buffer overflow occurs and scheduling decision when a transmission opportunity arises. The objective of this paper is to propose an enhancement to the Custom Service Time Scheduling traffic differentiation scheme by integrating it with a fuzzy based buffer ranking mechanism based on three message properties, namely, number of replicas, message size and remaining time-to-live. It uses fuzzy logic to determine outgoing message order and to decide which messages should be discarded within each traffic class queue. Results of simulation study show that the proposed fuzzy logic-based traffic differentiation scheme achieves improved delivery performance over existing traffic differentiation scheme for DTNs.  相似文献   
120.
In this paper, the principle of maximum likelihood is used to estimate change point of traffic intensity for the M/M/1 queueing model. The procedure is illustrated with a simulated example for each possible change in traffic intensity.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号