首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   191篇
  免费   15篇
  国内免费   1篇
电工技术   9篇
综合类   3篇
化学工业   34篇
金属工艺   3篇
机械仪表   5篇
建筑科学   10篇
矿业工程   1篇
能源动力   20篇
轻工业   9篇
石油天然气   4篇
无线电   26篇
一般工业技术   29篇
冶金工业   8篇
自动化技术   46篇
  2024年   3篇
  2023年   8篇
  2022年   7篇
  2021年   15篇
  2020年   15篇
  2019年   12篇
  2018年   11篇
  2017年   12篇
  2016年   8篇
  2015年   5篇
  2014年   6篇
  2013年   22篇
  2012年   6篇
  2011年   10篇
  2010年   2篇
  2009年   4篇
  2008年   5篇
  2007年   5篇
  2006年   5篇
  2004年   1篇
  2003年   1篇
  2002年   5篇
  2001年   2篇
  2000年   2篇
  1999年   3篇
  1998年   5篇
  1997年   1篇
  1996年   2篇
  1995年   3篇
  1994年   2篇
  1993年   2篇
  1990年   2篇
  1987年   1篇
  1986年   4篇
  1985年   6篇
  1984年   1篇
  1983年   1篇
  1982年   1篇
  1975年   1篇
排序方式: 共有207条查询结果,搜索用时 21 毫秒
201.
Multiplication is one of the most basic arithmetic operations. It is used in digital applications, central processing units, and digital signal processors. In most systems, the multiplier lies within the critical path and hence, due to probability and reliability issues, the power consumption of the multiplier has become very important. Moreover, as chips shrink and their power densities increase, power is becoming a major concern for chip designers. The ever increasing demand for portable applications with their limited battery lifetime indicates that power considerations should be a center stone in today's designs and the future's designs. Thus, all this has motivated us to provide a novel circuit design technique for a low power multiplier without compromising the multiplier's speed. This paper presents a new power aware multiplier design based on Wallace tree structure. A new algorithm is proposed using high‐order counters to meet the power constraints imposed by mobility and shrinking technology. Commonly used multipliers of widths 8, 16, and 32 bits are designed based on the proposed algorithm. The new approach has succeeded in reducing the total number of gates used in the multiplier tree. Simulations on Altera's Quartus‐II FPGA simulator showed that the design achieves an average of 18.6% power reduction compared to the original Wallace tree. The design performs even better as the multiplier's size increases, achieving a 5% gate count reduction, a 26.5% power reduction, and a 23.9% better power‐delay product in 32‐bit multipliers. Copyright © 2011 John Wiley & Sons, Ltd.  相似文献   
202.
ABSTRACT

The paper reports work in the Ounagha region (Essaouira-Morocco) on a camel feed comprising press cake and pulp from the Argane tree. The enriched diet improved the microbial quality of the produced milk. This diet could help producers to develop a more nourishing, uncontaminated product in Morocco where camel milk is a significant dairy product.  相似文献   
203.
Commercial whey powder, whey protein concentrates and whey protein isolates (WPIs) were evaluated for certain functional properties and for their application in full‐fat and nonfat yoghurts. The functional properties of whey products varied, and the highest functionality was recorded in samples with high protein levels. Whey powder had the lowest foaming performance and emulsifying capacity, while WPIs possessed the best functional properties of all the other samples. Curd tension (CT), viscosity and syneresis were improved in yoghurts made using fortified cow's milk or reconstituted skim milk with any whey products, while whey powder had no impact on CT.  相似文献   
204.
In the present work, the machinability of nickel–titanium (Nitinol) shape memory alloy has been discussed. Nitinol is known as a difficult-to-machine alloy due to its high hardness, which requires a large amount of cutting force, resulting in high rate of tool wearing. Therefore, researchers have made an effort to ameliorate the machinability of this material to achieve a finer surface quality. The previous studies found that the cutting speed will remarkably influence the surface properties of machined nickel–titanium alloy in turning process. Tool wear and cutting force are at minimum values in a particular range of cutting speeds so that it leads to diminishing machining barriers such as burr formation and chip-breaking. Lower cutting force and consequently lower temperature and stresses in the machining process improve the mechanical properties as well as reducing hardness, distortion, and residual stress. The machining process was optimized by applying a numerical approach through ANSYS/LS-DYNA R15 software. The obtained results demonstrated the optimum cutting speed in the machining process, which are in good agreement with experiments.  相似文献   
205.
Yousif  Ali A.  Abed  Husam R.  Alwan  Alwan M. 《SILICON》2022,14(7):3269-3280
Silicon - In this work, macro porous silicon layers were fabricated by Laser Assisted Etching. The morphology, structure and luminescence characteristics of the porous Si were examined as functions...  相似文献   
206.
207.
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号