全文获取类型
收费全文 | 11734篇 |
免费 | 970篇 |
国内免费 | 40篇 |
专业分类
电工技术 | 144篇 |
综合类 | 27篇 |
化学工业 | 2919篇 |
金属工艺 | 475篇 |
机械仪表 | 728篇 |
建筑科学 | 197篇 |
矿业工程 | 12篇 |
能源动力 | 542篇 |
轻工业 | 864篇 |
水利工程 | 31篇 |
石油天然气 | 22篇 |
武器工业 | 1篇 |
无线电 | 2117篇 |
一般工业技术 | 2547篇 |
冶金工业 | 677篇 |
原子能技术 | 112篇 |
自动化技术 | 1329篇 |
出版年
2024年 | 10篇 |
2023年 | 149篇 |
2022年 | 205篇 |
2021年 | 327篇 |
2020年 | 256篇 |
2019年 | 313篇 |
2018年 | 410篇 |
2017年 | 382篇 |
2016年 | 436篇 |
2015年 | 369篇 |
2014年 | 575篇 |
2013年 | 800篇 |
2012年 | 795篇 |
2011年 | 919篇 |
2010年 | 699篇 |
2009年 | 748篇 |
2008年 | 644篇 |
2007年 | 543篇 |
2006年 | 482篇 |
2005年 | 418篇 |
2004年 | 379篇 |
2003年 | 384篇 |
2002年 | 337篇 |
2001年 | 250篇 |
2000年 | 222篇 |
1999年 | 216篇 |
1998年 | 312篇 |
1997年 | 202篇 |
1996年 | 164篇 |
1995年 | 117篇 |
1994年 | 106篇 |
1993年 | 79篇 |
1992年 | 66篇 |
1991年 | 44篇 |
1990年 | 46篇 |
1989年 | 51篇 |
1988年 | 37篇 |
1987年 | 36篇 |
1986年 | 29篇 |
1985年 | 19篇 |
1984年 | 29篇 |
1983年 | 23篇 |
1982年 | 8篇 |
1981年 | 14篇 |
1980年 | 14篇 |
1978年 | 13篇 |
1977年 | 14篇 |
1976年 | 14篇 |
1975年 | 7篇 |
1973年 | 11篇 |
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
991.
992.
The impact of semiconductor technology scaling on CMOS RF and digital circuits for wireless application 总被引:1,自引:0,他引:1
Kwyro Lee Nam I. Ickjin Kwon Gil J. Kwangseok Han Park S. Bo-Ik Seo 《Electron Devices, IEEE Transactions on》2005,52(7):1415-1422
The impact of CMOS technology scaling on the various radio frequency (RF) circuit components such as active, passive and digital circuits is presented. Firstly, the impact of technology scaling on the noise and linearity of the low-noise amplifier (LNA) is thoroughly analyzed. Then two new circuits, i.e., CMOS complementary parallel push-pull (CCPP) circuit and vertical-NPN (V-NPN) circuit for direct-conversion receiver (DCR), are introduced. In CCPP, the high RF performance of pMOS comparable to nMOS provides single ended differential RF signal processing capability without the use of a bulky balun. The use of parasitic V-NPN bipolar transistor, available in triple well CMOS technology, has shown to provide more than an order of magnitude improvement in 1/f noise and dc offset related problems, which have been the bottleneck for CMOS single chip integration. Then CMOS technology scaling for various passive device performances such as the inductor, varactor, MIM capacitor, and switched capacitor, is discussed. Both the forward scaling of the active devices and the inverse scaling of interconnection layer, i.e., more interconnection layers with effectively thicker total dielectric and metal layers, provide very favorable scenario for all passive devices. Finally, the impact of CMOS scaling on the various digital circuits is introduced, taking the digital modem blocks, the various digital calibration circuits, the switching RF power amplifier, and eventually the software defined radio, as examples. 相似文献
993.
Evaluation of Surficial Stability for Homogeneous Slopes Considering Rainfall Characteristics 总被引:9,自引:0,他引:9
Shallow slope failures in residual soil during periods of prolonged infiltration are commonly occurring in the world. This study examines an infinite slope analysis to estimate the influence of infiltration on surficial stability of slopes by the limit equilibrium method. An approximate method that accommodates the boundary condition of a uniform rainfall has been proposed to evaluate the likelihood of shallow slope failure that is induced by a particular rainfall event. The method based on the Mein and Larson model, which provides an explicit solution for preponding infiltration, has been applied to various types of soil having measured unsaturated hydraulic properties. To compare results with those obtained from the approximate method, a series of numerical analyses were carried out. According to the results, with the use of properly estimated input parameters, the approximate method was found to give results that compare reasonably well with those of more rigorous finite element analyses. 相似文献
994.
Benjamin J Haid Haigun LeeYukikazu Iwasa Sang-Soo OhYoung-Kil Kwon Kang-Sik Ryu 《低温学》2002,42(10):617-634
Potential performance advantages of a solid nitrogen cooled “permanent” high-temperature superconducting (SN2/HTS) magnet system over a liquid helium cooled low-temperature superconducting (LHe/LTS) system are explored. The SN2/HTS system design includes a second solid heat capacitor that cools a radiation shield. Recooling of the heat capacitors is performed with a demountable cryocooler. The SN2/HTS system offers both enhanced stability and improved portability over a LHe/LTS system.Design codes are constructed to compare the SN2/HTS system design with a LHe/LTS design for a general permanent superconducting magnet system employing a room temperature bore. The codes predict the system volume and mass that should be expected for a given set of design requirements, i.e. field strength and bore size, and a given set of conductor properties. The results indicate that present HTS conductor critical current and index are not yet sufficient for producing SN2/HTS systems of a size that is comparable with that expected for a LHe/LTS system; however, the conductor properties of Bi2223/Ag have been consistently improving, and new HTS conductors are expected to be developed in the near future. The codes are used to determine the minimum Bi2223/Ag conductor performance required for a SN2/HTS system to be competitive with a LHe/LTS system. 相似文献
995.
Design of a 3-D fully depleted SOI computational RAM 总被引:1,自引:0,他引:1
Koob J.C. Leder D.A. Sung R.J. Brandon T.L. Elliott D.G. Cockburn B.F. McIlrath L. 《Very Large Scale Integration (VLSI) Systems, IEEE Transactions on》2005,13(3):358-369
We introduce a three-dimensional (3-D) processor-in-memory integrated circuit design that provides progressively increasing processing power as the number of stacked dies increases, while incurring no extra design effort or mask sets. Innovative techniques for processor/memory redundancy and fast global bus evaluation are described. The architecture can be augmented with a nearest-neighbor physical 3-D communications network that can substantially reduce interconnect lengths and relieve routing congestion. The test chip, with 128 Kb of memory and 512 processing elements (PEs) on two fully depleted silicon-on-insulator (SOI) dies, can achieve a peak of 170 billion-bit-operations per second at 400 MHz. 相似文献
996.
Man-Lyun Ha Young-Se Kwon 《Microwave and Wireless Components Letters, IEEE》2005,15(6):410-412
We have developed the inverted microstrip line photonic bandgap (IML-PBG) structure using the surface micro-machining technology on the high resistivity silicon (HRS) substrate. Because, when the IML was fabricated, the holes for removing a sacrificial layer were necessary, we have introduced these holes into the PBG structure for the Ku-band stop filter (BSF). Rectangular spiral PBG structure showed the notch characteristics and the array with suitable distance showed the stop band with under -20 dB from 15 to 19 GHz and under -3 dB pass-band loss. 相似文献
997.
The present experimental investigation aims to understand the homogeneous combustion chemistry associated with binary blends of three surrogate components for practical fuels, including toluene, isooctane, and diisobutylene-1 (DIB-1). Specifically, high-pressure autoignition characteristics of the three neat fuel components as well as the fuel blends of toluene + isooctane and toluene + DIB-1 are studied herein. Experiments are conducted in a rapid compression machine at compressed pressures varying from 15 to 45 bar and under low to intermediate temperatures. To obtain insights into interactions among fuels, the relative proportion of the two neat fuels in the reactive mixtures is systematically varied, while the total fuel mole fraction and equivalence ratio are kept constant. Experimental results demonstrate that ignition delays for neat toluene are more than an order of magnitude longer than those for neat isooctane. Whereas DIB-1 has ignition delays shorter than those for isooctane at higher temperatures, at temperatures lower than 820 K DIB-1 shows a longer ignition delay. Although the ignition delays of binary blends lie in between the two extremes of neat components, the variation of ignition delay with the relative fuel proportion is seen to be highly nonlinear. Especially, a small addition of isooctane or DIB-1 to toluene can result in greatly enhanced reactivity. In addition, the effect of DIB-1 addition to toluene is more significant than the effect of isooctane addition. Furthermore, in the compressed temperature range from 820 to 880 K, ignition delay of the toluene + isooctane blend shows greater sensitivity to temperature than that of isooctane. 相似文献
998.
Mohammad Rezaul Karim Kwon Taek Lim Mu Sang Lee Ketack Kim Jeong Hyun Yeum 《Synthetic Metals》2009,159(3-4):209-213
Sulfonated polyaniline–titanium dioxide (SPAni–TiO2) hybrid composites have been synthesized by using a new strategy in one-pot system of UV-cured polymerization method. Aqueous solution of aniline and orthoanilinic acid comonomers, a free-radical oxidant and titania precursor were irradiated by UV rays. Hydrolysis and reprecipitation of the titania precursor in aqueous aniline and orthoanilic acid lead to the formation of titanium dioxide particles which in turn catalyze oxidation of comonomers to sulfonated polyaniline. The resultant SPAni–TiO2 composites were characterized by using different spectroscopy analyses like X-ray diffraction, UV–visible (UV–vis) and infrared spectroscopy. The UV–vis absorption bands revealed that SPAni–TiO2 nanocomposites are optically active and the blue-shifted peaks due to the presence of titania within the SPAni matrix. Scanning electron microscopy and transmission electron microscopy of the nanocomposite showed a uniform size distribution with spherical and granular morphology. Thermogravimetric analysis revealed that the SPAni–TiO2 composites have a good thermal stability than the pristine SPAni. 相似文献
999.
1000.
Szu-Yu Wang Chih-Yuan Chin Pei-Ren Jeng Ling-Wu Yang Ming-Shiang Chen Chi-Tung Huang Jeng Gong Kuang-Chao Chen Ku J. Chih-Yuan Lu 《Electron Device Letters, IEEE》2005,26(6):363-365
Increasing attention has been paid to the peripheral gate-oxide integrity degradation of Flash memory devices that is induced by the tunnel-oxide nitridation. In this letter, the mechanisms of tunnel-oxide nitridation-induced degradation are characterized. We report that both a local oxide thinning effect and nitrogen residue will impact the integrity of gate-oxide. Minimizing the local thinning effect with an in situ steam generation (ISSG) oxidation process and removing the nitrogen residues from the silicon wafer surface by either an additional sacrificial oxide process or over-dip are proven to be useful in recovering the gate-oxide integrity. An optimum approach with the tunnel-oxide nitridation is proposed in this work that results in comparable or even better gate-oxide property than other approaches that have no tunnel-oxide nitridation process. 相似文献