全文获取类型
收费全文 | 86538篇 |
免费 | 6272篇 |
国内免费 | 2932篇 |
专业分类
电工技术 | 4353篇 |
技术理论 | 9篇 |
综合类 | 4653篇 |
化学工业 | 15520篇 |
金属工艺 | 4453篇 |
机械仪表 | 5232篇 |
建筑科学 | 7028篇 |
矿业工程 | 1989篇 |
能源动力 | 2480篇 |
轻工业 | 4903篇 |
水利工程 | 1447篇 |
石油天然气 | 4554篇 |
武器工业 | 488篇 |
无线电 | 10443篇 |
一般工业技术 | 11303篇 |
冶金工业 | 4688篇 |
原子能技术 | 831篇 |
自动化技术 | 11368篇 |
出版年
2024年 | 324篇 |
2023年 | 1314篇 |
2022年 | 2281篇 |
2021年 | 3113篇 |
2020年 | 2336篇 |
2019年 | 2028篇 |
2018年 | 2256篇 |
2017年 | 2524篇 |
2016年 | 2359篇 |
2015年 | 2943篇 |
2014年 | 4022篇 |
2013年 | 5072篇 |
2012年 | 5244篇 |
2011年 | 5523篇 |
2010年 | 4899篇 |
2009年 | 4717篇 |
2008年 | 4470篇 |
2007年 | 4404篇 |
2006年 | 4649篇 |
2005年 | 4133篇 |
2004年 | 2787篇 |
2003年 | 2500篇 |
2002年 | 2196篇 |
2001年 | 2019篇 |
2000年 | 2282篇 |
1999年 | 2560篇 |
1998年 | 2386篇 |
1997年 | 1886篇 |
1996年 | 1743篇 |
1995年 | 1447篇 |
1994年 | 1216篇 |
1993年 | 880篇 |
1992年 | 655篇 |
1991年 | 543篇 |
1990年 | 409篇 |
1989年 | 367篇 |
1988年 | 318篇 |
1987年 | 175篇 |
1986年 | 165篇 |
1985年 | 112篇 |
1984年 | 98篇 |
1983年 | 63篇 |
1982年 | 60篇 |
1981年 | 54篇 |
1980年 | 38篇 |
1979年 | 32篇 |
1978年 | 13篇 |
1977年 | 33篇 |
1976年 | 16篇 |
1975年 | 15篇 |
排序方式: 共有10000条查询结果,搜索用时 0 毫秒
21.
High-performance and power-efficient CMOS comparators 总被引:1,自引:0,他引:1
Chung-Hsun Huang Jinn-Shyan Wang 《Solid-State Circuits, IEEE Journal of》2003,38(2):254-262
Several design techniques for high-performance and power-efficient CMOS comparators are proposed. First, the comparator is based on the priority-encoding (PE) algorithm, and the dynamic circuit technique developed specifically for the priority encoder can be applied. Second, the PE function and the subsequent logic functions are merged and efficiently realized in the multiple output domino logic (MODL) to result in a shortened logic depth. The circuit in MODL CMOS is also compact and power efficient because few transistors are needed. Third, the multilevel look-ahead technique is used to shorten the path of priority-token propagation. Finally, the circuit is realized with a latch-based two-stage pipelined structure, and the comparison function is partitioned into two parts, with each part executed in each half of the clock cycle in a delay-balanced manner. Post-layout simulation results show that a 64-b comparator designed with the proposed techniques in a 3-V 0.6-/spl mu/m CMOS technology is 16% faster, 50% smaller, and 79% more power efficient as compared with the all-n-transistor comparator, which is the fastest among the conventional comparators. Measurement results of the test chip conform with simulation results and prove the feasibility of the proposed techniques. 相似文献
22.
Rogin J. Kouchev I. Brenna G. Tschopp D. Qiuting Huang 《Solid-State Circuits, IEEE Journal of》2003,38(12):2239-2248
A 2-GHz direct-conversion receiver for wide-band code division multiple access (WCDMA) is presented. It includes two low-noise amplifiers (LNAs), an I/Q demodulator, and two sixth-order baseband channel select filters with programmable gain. Quadrature local oscillator (LO) signals are generated on chip in a frequency divider flip-flop. An external interstage filter between the LNAs rejects transmitter leakage to relax demodulator linearity requirements. A low-voltage demodulator topology improves linearity as well as demodulator output pole accuracy. The active-RC baseband filter uses a programmable servo loop for offset compensation and provides an adjacent channel rejection of 39 dB. Programmable gain over 71-dB range in 1-dB steps is merged with the filter to maximize dynamic range. An automatic on-chip frequency calibration scheme provides better than 1.5% corner frequency accuracy. The receiver is integrated in a 0.13-/spl mu/m CMOS process with metal-insulator-metal (MIM) capacitors. Measured receiver performance includes a 6.5-dB noise figure, IIP2 of +27 dBm, and IIP3 of -8.6 dBm. Power consumption is 45 mW. 相似文献
23.
24.
Analysis and architecture design of variable block-size motion estimation for H.264/AVC 总被引:1,自引:0,他引:1
Ching-Yeh Chen Shao-Yi Chien Yu-Wen Huang Tung-Chien Chen Tu-Chih Wang Liang-Gee Chen 《IEEE transactions on circuits and systems. I, Regular papers》2006,53(3):578-593
Variable block-size motion estimation (VBSME) has become an important video coding technique, but it increases the difficulty of hardware design. In this paper, we use inter-/intra-level classification and various data flows to analyze the impact of supporting VBSME in different hardware architectures. Furthermore, we propose two hardware architectures that can support traditional fixed block-size motion estimation as well as VBSME with less chip area overhead compared to previous approaches. By broadcasting reference pixel rows and propagating partial sums of absolute differences (SADs), the first design has the fewer reference pixel registers and a shorter critical path. The second design utilizes a two-dimensional distortion array and one adder tree with the reference buffer that can maximize the data reuse between successive searching candidates. The first design is suitable for low resolution or a small search range, and the second design has advantages of supporting a high degree of parallelism and VBSME. Finally, we propose an eight-parallel SAD tree with a shared reference buffer for H.264/AVC integer motion estimation (IME). Its processing ability is eight times of the single SAD tree, but the reference buffer size is only doubled. Moreover, the most critical issue of H.264 IME, which is huge memory bandwidth, is overcome. We are able to save 99.9% off-chip memory bandwidth and 99.22% on-chip memory bandwidth. We demonstrate a 720-p, 30-fps solution at 108 MHz with 330.2k gate count and 208k bits on-chip memory. 相似文献
25.
Six genotypes of sweet potato commercially available in Taiwan, including TNG57, TNG66, TNG68, TYY1, RP and WP, were used as samples in this study of the effects of steaming and kneading with pre-steaming treatments on the antioxidant components and antioxidant properties of methanolic extracts. Steam treatment increased the total phenols contents of all genotypes (2–13 times), flavonoids content of RP (1.3 times) and anthocyanins contents of RP and WP (5–6 times). Steam treatment also increased the reducing power and scavenging DPPH radical effect of sweet potato flours. For the methanolic extracts of steamed and kneaded flours, reducing powers were 0.02–1.70 at 5.0 mg ml−1 and the scavenging effects on DPPH radicals were 19–92% at 2.5 mg ml−1. Both showed the order of RP > WP > TYY1 and TNG66 > TNG57 and TNG68. However, the chelating effect of the six genotypes at 1.0 mg ml−1 ranged from 50% to 73%. Contents of total phenols, flavonoids, and anthocyanins of sweet potato flours were significantly positively correlated with the reducing power and scavenging DPPH radical effects. After steaming and kneading treatments, RP showed the highest increase in the contents of total phenols, flavonoids and anthocyanins among the six genotypes studied. 相似文献
26.
实验室的质量监督(上) 总被引:4,自引:0,他引:4
质量监督是实验室保持人员能力,进行自我完善,日常渐进的重要手段,是持续改进的重要组成部分,也是实验室管理工作的难点,本文给出质量监督的目的、对象、方法、记录等. 相似文献
27.
28.
29.
Tsung-Hui Huang Han-Jan Chen Chin-Sheng Chang Lih-Shan Chen Yeong-Her Wang Mau-Phon Houng 《Microwave and Wireless Components Letters, IEEE》2006,16(6):360-362
In this letter, a novel compact ring dual-mode with adjustable second-passband for dual-band applications are presented. A ring resonator with two different geometric dimensions are derived and designed to have identical fundamental and the first higher-order resonant frequencies, and to establish appropriate couplings in the structure. Moreover, the proposed filter has smaller size as compared with the basic topology of stopband filters and stepped-impedance-resonator (SIR) filters. The measured filter performance is in good agreement with the simulated response. 相似文献
30.
求解二维结构-声耦合问题的一种直接方法 总被引:1,自引:1,他引:0
本文基于传递矩阵法(TMM)和虚拟边界元法(VBEM),提出了一种求解在谐激励作用下二维结构-声耦合问题的直接法。文中对任意形状的二维弹性环建立了一阶非齐次运动微分方程组,便于用齐次扩容精细积分法求解,对于含有任意形状孔穴的无穷域流体介质的Helmholtz外问题,采用复数形式的Burton-Miller型组合层势法建立了虚拟边界元方程,保证了声压在全波数域内存在唯一解。根据叠加原理并结合最小二乘法,提出了一种耦合方程的直接解法,由于该方法不存在迭代过程,因而具有较高的计算精度和效率。文中给出了二个典型弹性环在集中谐激励力作用下声辐射算例,计算结果表明本文方法较通常采用的混合FE/BE法更为有效。 相似文献