全文获取类型
收费全文 | 317篇 |
免费 | 17篇 |
国内免费 | 4篇 |
专业分类
电工技术 | 5篇 |
化学工业 | 77篇 |
金属工艺 | 6篇 |
机械仪表 | 2篇 |
建筑科学 | 10篇 |
矿业工程 | 1篇 |
能源动力 | 11篇 |
轻工业 | 15篇 |
水利工程 | 3篇 |
石油天然气 | 5篇 |
无线电 | 57篇 |
一般工业技术 | 61篇 |
冶金工业 | 27篇 |
原子能技术 | 2篇 |
自动化技术 | 56篇 |
出版年
2024年 | 4篇 |
2023年 | 3篇 |
2022年 | 15篇 |
2021年 | 23篇 |
2020年 | 12篇 |
2019年 | 15篇 |
2018年 | 24篇 |
2017年 | 16篇 |
2016年 | 14篇 |
2015年 | 13篇 |
2014年 | 20篇 |
2013年 | 31篇 |
2012年 | 10篇 |
2011年 | 15篇 |
2010年 | 20篇 |
2009年 | 11篇 |
2008年 | 10篇 |
2007年 | 12篇 |
2006年 | 11篇 |
2005年 | 5篇 |
2004年 | 4篇 |
2003年 | 5篇 |
2002年 | 6篇 |
2001年 | 5篇 |
2000年 | 4篇 |
1999年 | 6篇 |
1998年 | 5篇 |
1997年 | 3篇 |
1996年 | 2篇 |
1995年 | 1篇 |
1994年 | 3篇 |
1993年 | 2篇 |
1992年 | 1篇 |
1991年 | 2篇 |
1986年 | 2篇 |
1985年 | 2篇 |
1976年 | 1篇 |
排序方式: 共有338条查询结果,搜索用时 15 毫秒
31.
Supriya Karmakar 《SILICON》2014,6(3):169-178
Quantum dot gate FETs (QDGFET) produce one intermediate state between two stable on and off states due to the change in the threshold voltage. A circuit model based on Berkeley Short-channel IGFET Model (BSIM) that accounts for this intermediate state is developed. Different ternary logics such as ternary logic inverter, MAX-MIN functions, multiplier, comparator, etc. can be implemented using QDGFETs. In this work the designs of ternary logic AND and OR gate based on QDGFET is introduced. Increased number of states in three state QDGFETs will increase the number of bit handling capability of this device and will help to handle more bits at a time with less circuit elements. 相似文献
32.
33.
F. C. Jain B. Miller E. Suarez P.-Y. Chan S. Karmakar F. Al-Amoody M. Gogna J. Chandy E. Heller 《Journal of Electronic Materials》2011,40(8):1717-1726
This paper presents the implementation of a novel InGaAs field-effect transistor (FET), using a ZnSe-ZnS-ZnMgS-ZnS stacked
gate insulator, in a spatial wavefunction-switched (SWS) structural configuration. Unlike conventional FETs, SWS devices comprise
two or more asymmetric coupled quantum wells (QWs). This feature enables carrier transfer vertically from one quantum well
to another or laterally to the wells of adjacent SWS-FET devices by manipulation of the gate voltages (V
g). Observation of an extra peak (near both accumulation and inversion regions) in the capacitance–voltage data in an InGaAs-AlInAs
two-quantum-well SWS structure is presented as evidence of spatial switching. The peaks are attributed to the appearance of
carriers first in the lower well and subsequently their transfer to the upper well as the gate voltage is increased. The electrical
characteristics of a fabricated SWS InGaAs FET are also presented along with simulations of capacitance–voltage (C–V) behavior, showing the effect of wavefunction switching between wells. Finally, logic operations involving simultaneous processing
of multiple bits in a device, using coded spatial location of carriers in quantum well channels, are also described. 相似文献
34.
A dual polarized aperture coupled circular patch antenna using a C-shaped coupling slot 总被引:1,自引:0,他引:1
Padhi S.K. Karmakar N.C. Sr. Law C.L. Aditya S. Sr. 《Antennas and Propagation, IEEE Transactions on》2003,51(12):3295-3298
The design and development of a dual linearly polarized aperture coupled circular microstrip patch antenna at C-band are presented. The antenna uses a novel configuration of symmetric and asymmetric coupling slots. Variations in isolation between orthogonal feedlines and antenna axial ratio with the position of coupling slots are studied and broadband isolation and axial ratio are achieved. The prototype antenna yields 7.6 dBi peak gain, 70/spl deg/ 3-dB beam width, 25 dB cross-polarization levels and an isolation better than 28 dB between the two ports. With an external quadrature hybrid coupler connected to the two orthogonal feedlines, the antenna yields 3-dB axial ratio bandwidth of more than 30% at 5.8 GHz. 相似文献
35.
Jeffrey M. Lawrence John Barr Rajat Karmakar Suresh G. Advani 《Composites Part A》2004,35(12):1393-1405
For realistic simulation of resin flow in a stationary fibrous porous preform during Liquid Composite Molding (LCM) processes, it is necessary to input accurate material data. Of great importance in simulating the filling stage of the LCM process is the preform permeability; a measure of the resistance the preform poses to the flowing fluid. One method to measure permeability values is by conducting one-dimensional flow experiments, and matching the flow behavior to known analytical models. The difficulty is the edge effects such as race tracking disrupt the flow and violate the one-dimensional flow assumption. The new approach outlined in this paper offers a methodology to obtain accurate bulk permeability values despite any race tracking that may be present along the edges of the mold containing isotropic fabrics. Further, a method of approximate equivalent isotropic scaling is explained to extend the use of this method to determine permeability of anisotropic materials with race tracking present. Both approaches are validated with computer simulations, and then utilized in laboratory experimentation. The values calculated from this approach compare well with permeability values obtained from one-dimensional permeability experiments without the presence of race tracking. 相似文献
36.
Jun Zhang Surajit Karmakar Meihua Yu Neena Mitter Jin Zou Chengzhong Yu 《Small (Weinheim an der Bergstrasse, Germany)》2014,10(24):5068-5076
A rationally designed two‐step synthesis of silica vesicles is developed with the formation of vesicular structure in the first step and fine control over the entrance size by tuning the temperature in the second step. The silica vesicles have a uniform size of ≈50 nm with excellent cellular uptake performance. When the entrance size is equal to the wall thickness, silica vesicles after hydrophobic modification show the highest loading amount (563 mg/g) towards Ribonuclease A with a sustained release behavior. Consequently, the silica vesicles are excellent nano‐carriers for cellular delivery applications of therapeutical biomolecules. 相似文献
37.
P.-Y. Chan M. Gogna E. Suarez S. Karmakar F. Al-Amoody B. I. Miller F. C. Jain 《Journal of Electronic Materials》2011,40(8):1685-1688
This paper reports the successful use of ZnSe/ZnS/ZnMgS/ZnS/ZnSe as a gate insulator stack for an InGaAs-based metal–oxide–semiconductor
(MOS) device, and demonstrates the threshold voltage shift required in nonvolatile memory devices using a floating gate quantum
dot layer. An InGaAs-based nonvolatile memory MOS device was fabricated using a high-κ II–VI tunnel insulator stack and self-assembled GeO
x
-cladded Ge quantum dots as the charge storage units. A Si3N4 layer was used as the control gate insulator. Capacitance–voltage data showed that, after applying a positive voltage to
the gate of a MOS device, charges were being stored in the quantum dots. This was shown by the shift in the flat-band/threshold
voltage, simulating the write process of a nonvolatile memory device. 相似文献
38.
Atiar Rahaman Molla Anal Tarafder Basudeb Karmakar 《Journal of Materials Science》2011,46(9):2967-2976
Glasses were prepared by the melt-quench technique in the K2O–SiO2–Bi2O3–TiO2 (KSBT) system and crystallized bismuth titanate, BiT (Bi4Ti3O12) phase in it by controlled heat-treatment at various temperature and duration. Different physical, thermal, optical, and
third-order susceptibility (χ3) of the glasses were evaluated and correlated with their composition. Systematic increase in refractive index (n) and χ3 with increase in BiT content is attributed to the combined effects of high polarization and ionic refraction of bismuth and
titanium ions. Microstructural evaluation by FESEM shows the formation of polycrystalline spherical particles of 70–90 nm
along with nano-rods of average diameter of 85–90 nm after prolonged heat treatment. A minor increase in dielectric constants
(εr) has been observed with increase in polarizable components of BiT in the glasses, whereas a sharp increase in εr in glass–ceramics is found to be caused by the formation of non-centrosymmetric and ferroelectric BiT nanocrystals in the
glass matrix. 相似文献
39.
Chen Sun Hirata A. Ohira T. Karmakar N.C. 《Antennas and Propagation, IEEE Transactions on》2004,52(7):1819-1832
A low-power consumption, small-size smart antenna, named electronically steerable parasitic array radiator (ESPAR), has been designed. Beamforming is achieved by tuning the load reactances at parasitic elements surrounding the active central element. A fast beamforming algorithm based on simultaneous perturbation stochastic approximation with a maximum cross correlation coefficient criterion is proposed. The simulation and experimental results validate the algorithm. In an environment where the signal-to-interference-ratio is 0 dB, the algorithm converges within 50 iterations and achieves an output signal-to-interference-plus-noise-ratio of 10 dB. With the fast beamforming ability and its low-power consumption attribute, the ESPAR antenna makes the mass deployment of smart antenna technologies practical. 相似文献
40.