首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   1020篇
  免费   1篇
电工技术   11篇
化学工业   24篇
金属工艺   4篇
机械仪表   5篇
建筑科学   7篇
矿业工程   1篇
能源动力   12篇
轻工业   13篇
石油天然气   1篇
无线电   104篇
一般工业技术   106篇
冶金工业   666篇
原子能技术   3篇
自动化技术   64篇
  2022年   3篇
  2016年   6篇
  2014年   3篇
  2013年   8篇
  2012年   5篇
  2011年   16篇
  2010年   5篇
  2009年   9篇
  2008年   13篇
  2007年   19篇
  2006年   22篇
  2005年   17篇
  2004年   16篇
  2003年   18篇
  2002年   24篇
  2001年   10篇
  2000年   13篇
  1999年   27篇
  1998年   193篇
  1997年   137篇
  1996年   84篇
  1995年   51篇
  1994年   40篇
  1993年   54篇
  1992年   12篇
  1991年   9篇
  1990年   9篇
  1989年   16篇
  1988年   12篇
  1987年   4篇
  1986年   12篇
  1985年   10篇
  1984年   6篇
  1983年   6篇
  1982年   4篇
  1981年   9篇
  1980年   9篇
  1979年   6篇
  1977年   14篇
  1976年   35篇
  1975年   8篇
  1974年   4篇
  1973年   7篇
  1971年   3篇
  1969年   5篇
  1968年   3篇
  1966年   2篇
  1964年   2篇
  1959年   2篇
  1955年   2篇
排序方式: 共有1021条查询结果,搜索用时 15 毫秒
61.
62.
We demonstrate experimentally an optical system for under-sampling several bandwidth-limited signals with carrier frequencies that are not known apriori and can be located anywhere within a very broad frequency region between 0-18 GHz. The system is based on under-sampling asynchronously at three different sampling rates. The optical pulses required for the under-sampling are generated by a combination of an electrical comb generator and an electro-absorption optical modulator. To reduce loss and improve performance the implementation of the optical system is based on a wavelength division multiplexing technique. An accurate reconstruction of both the phase and the amplitude was obtained when two chirped signals each with a bandwidth of about 150 MHz were sampled.  相似文献   
63.
This paper presents methods for efficient energy-performance optimization at the circuit and micro-architectural levels. The optimal balance between energy and performance is achieved when the sensitivity of energy to a change in performance is equal for all the design variables. The sensitivity-based optimizations minimize energy subject to a delay constraint. Energy savings of about 65% can be achieved without delay penalty with equalization of sensitivities to sizing, supply, and threshold voltage in a 64-bit adder, compared to the reference design sized for minimum delay. Circuit optimization is effective only in the region of about /spl plusmn/30% around the reference delay; outside of this region the optimization becomes too costly either in terms of energy or delay. Using optimal energy-delay tradeoffs from the circuit level and introducing more degrees of freedom, the optimization is hierarchically extended to higher abstraction layers. We focus on the micro-architectural optimization and demonstrate that the scope of energy-efficient optimization can be extended by the choice of circuit topology or the level of parallelism. In a 64-bit ALU example, parallelism of five provides a three-fold performance increase, while requiring the same energy as the reference design. Parallel or time-multiplexed solutions significantly affect the area of their respective designs, so the overall design cost is minimized when optimal energy-area tradeoff is achieved.  相似文献   
64.
Transmission electron microscope observations of hole formation in Al and Al/Cu/Al thin film conductors carrying high current densities have revealed the presence of an incubation period for hole growth. The temperature dependence of this incubation period for pure aluminum conductors has been determined and found to follow an Arrhenius relationship with an activation energy of 0.55 ev ± 0.1 ev.  相似文献   
65.
This paper presents a technique for characterizing the statistical properties and spectrum of power supply noise using only two on-chip low-throughput samplers. The samplers utilize a voltage-controlled oscillator to perform high-resolution analog-to-digital conversion with minimal hardware. The measurement system is implemented in a 0.13-/spl mu/m process along with a high-speed link transceiver. Measured results from this chip validate the accuracy of the measurement system and elucidate several aspects of power supply noise, including its cyclostationary nature.  相似文献   
66.
A 20-Gb/s transmitter is implemented in 0.13-/spl mu/m CMOS technology. An on-die 10-GHz LC oscillator phase-locked loop (PLL) creates two sinusoidal 10-GHz complementary clock phases as well as eight 2.5-GHz interleaved feedback divider clock phases. After a 2/sup 20/-1 pseudorandom bit sequence generator (PRBS) creates eight 2.5-Gb/s data streams, the eight 2.5-GHz interleaved clocks 4:1 multiplex the eight 2.5-Gb/s data streams to two 10-Gb/s data streams. 10-GHz analog sample-and-hold circuits retime the two 10-Gb/s data streams to be in phase with the 10-GHz complementary clocks. Two-tap equalization of the 10-Gb/s data streams compensate for bandwidth rolloff of the 10-Gb/s data outputs at the 10-GHz analog latches. A final 20-Gb/s 2:1 output multiplexer, clocked by the complementary 10-GHz clock phases, creates 20-Gb/s data from the two retimed 10-Gb/s data streams. The LC-VCO is integrated with the output multiplexer and analog latches, resonating the load and eliminating the need for clock buffers, reducing power supply induced jitter and static phase mismatch. Power, active die area, and jitter (rms/pk-pk) are 165 mW, 650 /spl mu/m/spl times/350 /spl mu/m, and 2.37 ps/15 ps, respectively.  相似文献   
67.
Precise delay generation using coupled oscillators   总被引:1,自引:0,他引:1  
A new delay generator based on a series of coupled ring oscillators has been developed; it produces precise delays with subgate delay resolution for chip testing applications. It achieves a delay resolution equal to a buffer delay divided by the number of rings. The coupling employed forces the outputs of a linear array of ring oscillators oscillating at the same frequency to be uniformly offset in phase by a precise fraction of a buffer delay. The buffer stage used in the ring oscillators is based on a source-coupled pair and achieves high supply noise rejection while operating at low supply voltages. Experimental results from a 2-μm N-well CMOS implementation of the delay generator demonstrate that it can achieve an output delay resolution of 101 ps while operating at 141 MHz with a peak error of 58 ps  相似文献   
68.
Necrotizing enterocolitis (NEC) usually occurs in low birth weight infants who have had perinatal stress, and the mortality remains significant. There are a few reports of NEC in the postoperative period, especially in young infants. Nine neonates developed NEC following operations and form the basis of this report. The interval between operation and the diagnosis of NEC varied from 3 days to 4 mo. The surgical lesions included one case each of esophageal atresia, tetralogy of Fallot, supralevator rectal atresia with rectourethral fistula, and multiple intestinal atresias. Three babies had gastroschisis and two had "apple peel" intestinal atresia. Only 3 of the 9 survived. The usual clinical findings of NEC, abdominal distention, bile stained gastric residuals and diarrhea (with or without blood), can occur in the postoperative period without NEC and are, therefore, not reliable diagnostic signs. Significant changes in the clinical course of these babies occurred from 7 hr to 5 days before the diagnosis was established. In these patients the roentgen findings that established the diagnosis of NEC included intestinal ileus, pneumatosis intestinalis, and portal vein gas. Pneumatosis intestinalis and portal vein gas were the most reliable diagnostic signs, but appeared relatively late in the course of the disease. In one case pneumatosis was seen only in retrospect. None of the patients had definite pneumoperitoneum. Awareness of NEC as a potential postoperative complication may result in early recognition, treatment and survival.  相似文献   
69.
By using the arterial and venous phases of an anterior cerebral perfusion study, which showed downward displacement of the sagittal sinus, and the finding of a "rim" on the delayed scans, the specific diagnosis of epidural hematoma was established.  相似文献   
70.
BACKGROUND: Exogenous antigenic peptides are presented to T cells by class II major histocompatibility complex (Ia) molecules on the surface of antigen-presenting cells. Class II-associated invariant chain (Ii) is also required for effective antigen presentation. Because messenger RNAs (mRNAs) for Ii chain and for class II I-A beta chain appear in the mouse intestinal epithelium after weaning, experiments were conducted to test the effect of age of weaning and diet on the appearance of Ia and Ii mRNA. METHODS: Four litters were split at day 17; one half was weaned and the other remained with the mother until day 24. On day 23, 25, 27, and 29, enterocytes were isolated from full-length small intestine by vascular perfusion with 30 mmol/L ethylenediaminetetraacetic acid, and the RNA was extracted. RESULTS: Appearance of Ii and I-A beta was significantly delayed by late weaning, as judged by RNA hybridization blots (Ii chain) and complementary DNA amplification (I-A beta chain). In mice on elemental diets, the appearance of Ii and I-A beta chain was delayed compared with littermates reared on standard chow. Ii mRNA failed to appear in mice maintained on the elemental diet by day 40, despite normal growth. CONCLUSIONS: Appearance of mRNA for both Ia and Ii depends on the introduction of a complex diet and not the "stress" of weaning or elimination of breast milk. Introduction of foreign dietary antigens or development of an altered intestinal flora may contribute to this process.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号