全文获取类型
收费全文 | 423155篇 |
免费 | 3628篇 |
国内免费 | 882篇 |
专业分类
电工技术 | 7754篇 |
综合类 | 210篇 |
化学工业 | 62412篇 |
金属工艺 | 21100篇 |
机械仪表 | 14758篇 |
建筑科学 | 7888篇 |
矿业工程 | 4233篇 |
能源动力 | 8197篇 |
轻工业 | 22962篇 |
水利工程 | 5539篇 |
石油天然气 | 14421篇 |
武器工业 | 35篇 |
无线电 | 45201篇 |
一般工业技术 | 94594篇 |
冶金工业 | 74441篇 |
原子能技术 | 13802篇 |
自动化技术 | 30118篇 |
出版年
2021年 | 3765篇 |
2019年 | 3745篇 |
2018年 | 7032篇 |
2017年 | 7284篇 |
2016年 | 7673篇 |
2015年 | 4285篇 |
2014年 | 7442篇 |
2013年 | 17091篇 |
2012年 | 11024篇 |
2011年 | 14159篇 |
2010年 | 11505篇 |
2009年 | 13060篇 |
2008年 | 13542篇 |
2007年 | 13225篇 |
2006年 | 11325篇 |
2005年 | 10286篇 |
2004年 | 10178篇 |
2003年 | 9841篇 |
2002年 | 9554篇 |
2001年 | 9721篇 |
2000年 | 9362篇 |
1999年 | 9244篇 |
1998年 | 22150篇 |
1997年 | 15569篇 |
1996年 | 11910篇 |
1995年 | 9086篇 |
1994年 | 8120篇 |
1993年 | 8271篇 |
1992年 | 6271篇 |
1991年 | 6225篇 |
1990年 | 6325篇 |
1989年 | 6041篇 |
1988年 | 5679篇 |
1987年 | 5157篇 |
1986年 | 5128篇 |
1985年 | 5570篇 |
1984年 | 5227篇 |
1983年 | 4882篇 |
1982年 | 4599篇 |
1981年 | 4781篇 |
1980年 | 4561篇 |
1979年 | 4657篇 |
1978年 | 4845篇 |
1977年 | 5157篇 |
1976年 | 6329篇 |
1975年 | 4346篇 |
1974年 | 4379篇 |
1973年 | 4384篇 |
1972年 | 3849篇 |
1971年 | 3481篇 |
排序方式: 共有10000条查询结果,搜索用时 0 毫秒
61.
Evaluation and optimization of package processing and design through solder joint profile prediction 总被引:1,自引:0,他引:1
Solder joints are generated using a variety of methods to provide both mechanical and electrical connection for applications such as flip-chip, wafer level packaging, fine pitch, ball-grid array, and chip scale packages. Solder joint shape prediction has been incorporated as a key tool to aid in process development, wafer level and package level design and development, assembly, and reliability enhancement. This work demonstrates the application of an analytical model and the Surface Evolver software in analyzing a variety of solder processing methods and package types. Bump and joint shape prediction was conducted for the design of wafer level bumping, flip-chip assembly, and wafer level packaging. The results from the prediction methodologies are validated with experimentally measured geometries at each level of design. 相似文献
62.
The electrical properties and microstructure of (Ba,Y)TiO3 PTCR ceramics were studied. The results indicate that the Mn ions increase the intergranular barrier height and produce a high-resistance layer on the grain surface. The temperature-dependent resistances of the grain bulk, surface layer, and grain boundaries, the temperature coefficient of resistance, and the magnitude of the varistor effect were assessed as a function of Mn content. 相似文献
63.
64.
Kilchytska V. Neve A. Vancaillie L. Levacq D. Adriaensen S. van Meer H. De Meyer K. Raynaud C. Dehan M. Raskin J.-P. Flandre D. 《Electron Devices, IEEE Transactions on》2003,50(3):577-588
This work presents a systematic comparative study of the influence of various process options on the analog and RF properties of fully depleted (FD) silicon-on-insulator (SOI), partially depleted (PD) SOI, and bulk MOSFET's with gate lengths down to 0.08 /spl mu/m. We introduce the transconductance-over-drain current ratio and Early voltage as key figures of merits for the analog MOS performance and the gain and the transition and maximum frequencies for RF performances and link them to device engineering. Specifically, we investigate the effects of HALO implantation in FD, PD, and bulk devices, of film thickness in FD, of substrate doping in SOI, and of nonstandard channel engineering (i.e., asymmetric Graded-channel MOSFETs and gate-body contacted DTMOS). 相似文献
65.
A hybrid optical fibre amplifier is described that consists of a fluoride-based thulium-doped fibre amplifier and a silica-based erbium-doped fibre amplifier connected in a cascade. The amplifier has a gain of more than 25 dB and a noise figure of less than 9 dB over a wide wavelength region of 1458-1540 nm. 相似文献
66.
Static energy reduction techniques for microprocessor caches 总被引:1,自引:0,他引:1
Hanson H. Hrishikesh M.S. Agarwal V. Keckler S.W. Burger D. 《Very Large Scale Integration (VLSI) Systems, IEEE Transactions on》2003,11(3):303-313
Microprocessor performance has been improved by increasing the capacity of on-chip caches. However, the performance gain comes at the price of static energy consumption due to subthreshold leakage current in cache memory arrays. This paper compares three techniques for reducing static energy consumption in on-chip level-1 and level-2 caches. One technique employs low-leakage transistors in the memory cell. Another technique, power supply switching, can be used to turn off memory cells and discard their contents. A third alternative is dynamic threshold modulation, which places memory cells in a standby state that preserves cell contents. In our experiments, we explore the energy and performance tradeoffs of these techniques. We also investigate the sensitivity of microprocessor performance and energy consumption to additional cache latency caused by leakage-reduction techniques. 相似文献
67.
T. Choi J.‐H. Jang C.K. Ullal M.C. LeMieux V.V. Tsukruk E.L. Thomas 《Advanced functional materials》2006,16(10)
The probing of the micromechanical properties within a two‐dimensional polymer structure with sixfold symmetry fabricated via interference lithography reveals a nonuniform spatial distribution in the elastic modulus “imprinted” with an interference pattern in work reported by Tsukruk, Thomas, and co‐workers on p. 1324. The image prepared by M. Lemieux and T. Gorishnyy shows how the interference pattern is formed by three laser beams and is transferred to the solid polymer structure. The elastic and plastic properties within a two‐dimensional polymer (SU8) structure with sixfold symmetry fabricated via interference lithography are presented. There is a nonuniform spatial distribution in the elastic modulus, with a higher elastic modulus obtained for nodes (brightest regions in the laser interference pattern) and a lower elastic modulus for beams (darkest regions in the laser interference pattern) of the photopatterned films. We suggest that such a nonuniformity and unusual plastic behavior are related to the variable material properties “imprinted” by the interference pattern. 相似文献
68.
S. V. Doronin 《Chemical and Petroleum Engineering》2006,42(7-8):461-464
Current features are considered in the calculation of carrying capacities for constructions in engineering plant (EP). Methods
and algorithms are described for EP calculations with comprehensive incorporation of the effects from technological and working
defects on the behavior of structures under standard and emergency conditions.
__________
Translated from Khimicheskoe i Neftegazovoe Mashinostroenie, No. 8, pp. 38–40, August, 2006. 相似文献
69.
Suetsugu T. Kazimierczuk M.K. 《IEEE transactions on circuits and systems. I, Regular papers》2006,53(7):1468-1476
Design equations for satisfying the off-nominal operating condition [i.e., only the zero-voltage switching (ZVS) condition] of the Class-E amplifier with a linear shunt capacitance at a duty ratio D=0.5 are derived. A new parameter s (V/s), called the slope of switch voltage when the switch turns on is introduced to obtain an image of the distance from the nominal conditions. By examining off-nominal Class-E operation degree of the design freedom of the Class-E amplifier increases by one. In addition various amplifier parameters such as operating frequency, output power, and load resistance range can be set as design specifications. For example, the peak switch voltage and switch current can be taken into account in the design procedure. Examples of a design procedure of the Class-E amplifier for off-nominal operation are given. The theoretical results were verified with PSpice simulation and experiments. 相似文献
70.
Takauchi H. Tamura H. Matsubara S. Kibune M. Doi Y. Chiba T. Anbutsu H. Yamaguchi H. Mori T. Takatsu M. Gotoh K. Sakai T. Yamamura T. 《Solid-State Circuits, IEEE Journal of》2003,38(12):2094-2100
We describe a CMOS multichannel transceiver that transmits and receives 10 Gb/s per channel over balanced copper media. The transceiver consists of two identical 10-Gb/s modules. Each module operates off a single 1.2-V supply and has a single 5-GHz phase-locked loop to supply a reference clock to two transmitter (Tx) channels and two receiver (Rx) channels. To track the input-signal phase, the Rx channel has a clock recovery unit (CRU), which uses a phase-interpolator-based timing generator and digital loop filter. The CRU can adjust the recovered clock phase with a resolution of 1.56 ps. Two sets of two-channel transceiver units were fabricated in 0.11-/spl mu/m CMOS on a single test chip. The transceiver unit size was 1.6 mm /spl times/ 2.6 mm. The Rx sensitivity was 120-mVp-p differential with a 70-ps phase margin for a common-mode voltage ranging from 0.6 to 1.0 V. The evaluated jitter tolerance curve met the OC-192 specification. 相似文献