首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   86140篇
  免费   999篇
  国内免费   409篇
电工技术   788篇
综合类   2317篇
化学工业   11826篇
金属工艺   4826篇
机械仪表   3066篇
建筑科学   2284篇
矿业工程   569篇
能源动力   1158篇
轻工业   3807篇
水利工程   1301篇
石油天然气   342篇
无线电   9492篇
一般工业技术   16630篇
冶金工业   3251篇
原子能技术   271篇
自动化技术   25620篇
  2019年   30篇
  2018年   14478篇
  2017年   13399篇
  2016年   9999篇
  2015年   623篇
  2014年   269篇
  2013年   308篇
  2012年   3210篇
  2011年   9534篇
  2010年   8340篇
  2009年   5618篇
  2008年   6863篇
  2007年   7870篇
  2006年   219篇
  2005年   1319篇
  2004年   1204篇
  2003年   1238篇
  2002年   609篇
  2001年   158篇
  2000年   233篇
  1999年   119篇
  1998年   172篇
  1997年   103篇
  1996年   124篇
  1995年   56篇
  1994年   60篇
  1993年   41篇
  1992年   46篇
  1991年   44篇
  1990年   35篇
  1989年   38篇
  1988年   47篇
  1987年   33篇
  1986年   37篇
  1985年   46篇
  1984年   41篇
  1983年   39篇
  1969年   32篇
  1968年   45篇
  1967年   34篇
  1966年   43篇
  1965年   46篇
  1963年   30篇
  1960年   30篇
  1959年   35篇
  1958年   37篇
  1957年   38篇
  1956年   36篇
  1955年   63篇
  1954年   68篇
排序方式: 共有10000条查询结果,搜索用时 12 毫秒
951.
Data compression and decompression have been widely applied in modern communication and data transmission fields. But how to decompress corrupted lossless compressed files is still a challenge. This paper presents an effective method to decompress corrupted LZSS files. It is achieved by utilizing source prior information and heuristic method. In this paper, we propose to use compression coding rules and grammar rules as the source prior information. Based on the prior information, we establish a mathematical model to detect error bits and estimate the rough range of the error bits. As for error correction, a heuristic method is developed to determine the accurate positions of error bits and correct the errors. The experimental results demonstrate that the proposed FTD method can achieve a correction rate of 96.45% for corrupted LZSS files when successfully decompressed. More importantly, the proposed method is a general model that can be applied to decompress various types of lossless compressed files of which the original files are natural language texts.  相似文献   
952.
953.
In this paper we present an efficient method of determining the optimized layout of on chip spiral inductor. The method initially identifies the feasible region of optimization by developing layout design parameter bound curves for a large range of physical inductance values that satisfies the same area specification. For any desired inductance value the upper and lower bounds of the optimization variables are determined graphically. An enumeration algorithm implemented finds the global optimum layout that gives the highest quality factor in less than 1 s of CPU time with less function evaluations. The optimization method also gives the performance of all possible combinations that results the same inductance value. Subsequently important fundamental tradeoff of the design like quality factor and area, quality factor and inductance, quality factor and operating frequency, maximum quality factor and the peak frequency is explored in few seconds. The method also gives other valuable information such as sensitivity of the inductance and quality factor to the layout design parameters. The accuracy of the proposed method is verified using a 3D electromagnetic simulator.  相似文献   
954.
In an Approximately Synchronized Code Division Multiple Access (AS-CDMA) communication system, a family with large number of Zero Correlation Zone (ZCZ) sequences is desired, which can satisfy the rapid increase of users. This paper presents a method to generate a (2L,2M, ZCZ')-ZCZ sequence family from an original (L,M,ZCZ)-ZCZ sequence family, where ZCZ' = ZCZ if ZCZ is even and ZCZ' =ZCZ - 1 if ZCZ is odd. This method can also recursively act on a ZCZ sequence family to construct a series of ZCZ sequence families with large sequence number and zero correlation zone length identical to or one less than that of original ZCZ sequences.  相似文献   
955.
In this paper, testing of radio frequency (RF) devices with mixed-signal testers is discussed. General purpose automatic test equipment (ATE) will be used. In this paper, a more universal test structure utilizing RF building blocks is proposed. A global positioning system (GPS) device is used as an example to illustrate how to develop the RF test plan with this usage. The test plan developed includes fast, cost-effective and dedicated circuitry.
Jing LiEmail:
  相似文献   
956.
In this paper, a new multiclass classification algorithm is proposed based on the idea of Locally Linear Embedding (LLE), to avoid the defect of traditional manifold learning algorithms, which can not deal with new sample points. The algorithm defines an error as a criterion by computing a sample’s reconstruc-tion weight using LLE. Furthermore, the existence and characteristics of low dimensional manifold in range-profile time-frequency information are explored using manifold learning algorithm, aiming at the problem of target recognition about high range resolution MilliMeter-Wave (MMW) radar. The new algo-rithm is applied to radar target recognition. The experiment results show the algorithm is efficient. Com-pared with other classification algorithms, our method improves the recognition precision and the result is not sensitive to input parameters.  相似文献   
957.
We propose a family of one-dimensional subtracted square codes in the spectral amplitude coding optical code division multiple access system. The proposed codes perform the subtraction and multiplication operations to give one-to-one mappings function, which produces the code sequences of 1-D subtracted square codes. The proposed structure uses one optical line terminal to produce all of the transmitters. This proposed system overcomes the interference from other simultaneous users, known as multiuser interference, and the cross-correlations suppress the phase-induced intensity noise. In numerical simulations using the proposed 1-D subtracted square codes, we show that 83 simultaneous users can be supported at a bit error rate of \(10^{-9}\). This number of simultaneous users in the proposed system using the 1-D subtracted square codes is superior to that in the other systems using the 1-D M sequence codes, 1-D RSQC codes, and 1-D ESP codes. The proposed system using the 1-D subtracted square codes achieves a data transmission rate of 3.2 Gbps.  相似文献   
958.
This paper introduces an adaptive semiblind background calibration of timing mismatches in a two-channel time-interleaved analog-to-digital converter (TIADC). By injecting a test tone at the frequency of half the overall sampling frequency of TIADC, the timing mismatch between two sub-ADCs can be quickly estimated with great accuracy without affecting the normal operation of the TIADC. The estimated coefficient can then be used in compensation module formed by a fixed structure to calibrate the timing mismatches. Simulation results demonstrate the effectiveness of the proposed estimation and correction technique.  相似文献   
959.
A new method to compensate three-stage amplifier to drive large capacitive loads is proposed in this paper. Gain Bandwidth Product is increased due to use an attenuator in the path of miller compensation capacitor. Analysis demonstrates that the gain bandwidth product will be improved significantly without using large compensation capacitor. Using a feedforward path is deployed to control a left half plane zero which is able to cancel out first non-dominant pole. A three stage amplifier is simulated in a 0.18 μm CMOS technology. The purpose of the design is to compensate three-stage amplifier loading 1000 pF capacitive load. The simulated amplifier with a 1000 pF capacitive load is performed in 3.3 MHz gain bandwidth product, and phase margin of 50. The compensation capacitor is reduced extremely compared to conventional nested miller compensation methods. Since transconductance of each stage is not distinct, and it is close to one another; as a result, this method is suitable low power design methodology.  相似文献   
960.
This study presents a CMOS receiver chip realized in 0.18 µm High-Voltage CMOS (HV-CMOS) technology and intended for high precision pulsed time-of-flight laser range finding utilizing high-energy sub-ns laser pulses. The IC chip includes a trans-impedance preamplifier, a post-amplifier and a timing comparator. Timing discrimination is based on leading edge detection and the trailing edge is also discriminated for measuring the width of the pulse. The transimpedance of the channel is 25 kΩ, the uncompensated walk error is 470 ps in the dynamic range of 1:21,000 and the input referred equivalent noise current 450 nA (rms).  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号