首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   327050篇
  免费   79885篇
  国内免费   51855篇
电工技术   36170篇
技术理论   18篇
综合类   30394篇
化学工业   47369篇
金属工艺   32438篇
机械仪表   15626篇
建筑科学   22918篇
矿业工程   17432篇
能源动力   12823篇
轻工业   29431篇
水利工程   10086篇
石油天然气   20593篇
武器工业   5014篇
无线电   45733篇
一般工业技术   46414篇
冶金工业   14186篇
原子能技术   3202篇
自动化技术   68943篇
  2024年   3276篇
  2023年   6637篇
  2022年   9144篇
  2021年   11541篇
  2020年   12959篇
  2019年   21567篇
  2018年   23406篇
  2017年   24961篇
  2016年   24338篇
  2015年   24872篇
  2014年   25010篇
  2013年   25691篇
  2012年   25536篇
  2011年   22708篇
  2010年   20458篇
  2009年   16951篇
  2008年   14817篇
  2007年   13902篇
  2006年   12877篇
  2005年   11358篇
  2004年   12360篇
  2003年   10820篇
  2002年   10982篇
  2001年   9621篇
  2000年   8306篇
  1999年   8059篇
  1998年   6754篇
  1997年   5890篇
  1996年   5549篇
  1995年   5212篇
  1994年   4157篇
  1993年   3682篇
  1992年   3354篇
  1991年   2485篇
  1990年   1915篇
  1989年   1751篇
  1988年   1399篇
  1987年   506篇
  1986年   454篇
  1985年   327篇
  1984年   215篇
  1983年   156篇
  1982年   209篇
  1981年   194篇
  1980年   140篇
  1976年   247篇
  1975年   221篇
  1972年   244篇
  1971年   130篇
  1960年   205篇
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
81.
In this paper, we present efficient VLSI architectures for full-search block-matching motion estimation (BMME) algorithm. Given a search range, we partition it into sub-search arrays called tiles. By fully exploiting data dependency within a tile, efficient VLSI architectures can be obtained. Using the proposed VLSI architectures, all the block-matchings in a tile can be processed in parallel. All the tiles within a search range can be processed serially or concurrently depending on various requirements. With the consideration of processing speed, hardware cost, and I/O bandwidth, the optimal tile size for a specific video application is analyzed. By partitioning a search range into tiles with appropriate size, flexible VLSI designs with different throughput can be obtained. In this way, cost effective VLSI designs for a wide range of video applications, from H.261 to HDTV, can be achieved.  相似文献   
82.
The superconducting properties and the phase and chemical composition of Bi x Pb0.3Sb0.1Sr y Ca2Cu3Oz (x=1.5, 1.6, and 1.7;y=1.9, 2.0, and 2.1) materials synthesized by one-step and multistep thermal treatments have been investigated. The multistep annealing between 825–875°C promotes the 2223 phase. The change of Bi concentration has little effect on the 2223 phase formation, regardless of the kind of thermal treatment used, but increasing the Sr concentration (y> 2) strongly inhibits this phase. It has also been established that the loss of Pb after synthesis depends on the initial Bi concentration. The loss of Pb decreases when the initial Bi content is lower.  相似文献   
83.
The hydrolysis of isocyanic acid in the gaseous phase has been investigated at temperatures between 553 and 613 K by mass spectrometry and evaluated to obtain the corresponding kinetic data. The reaction order and reaction constant have been determined. Finally, the influence of water on the catalysed formation of melamine from isocyanic acid under the operating conditions employed has been investigated in order to determine whether there is a need to try the process gas.  相似文献   
84.
A general numerical model is described for the dissolution kinetics of spherical particles in binary systems for any combination of first order reactions at the particle-matrix interface and long distance diffusion within the matrix. The model is applicable to both finite and infinite media and handles both complete and partial particle dissolution. It is shown that interfacial reactions can have a strong effect on the dissolution kinetics, the solute concentration at the particle-matrix interface and the solute concentration profile in the matrix.  相似文献   
85.
吴正立  严利人 《微电子学》1996,26(3):189-191
隧道小孔中超薄SiO2的生长是EEPROM电路制造的关键工艺之一。采用SUPREM-Ⅲ工艺模拟程序对超薄SiO2的热生长进行了工艺模拟,经过大量的工艺实验及优化,确定了超薄SiO2的最佳生长条件,生长出的SiO2性能良好,完全可满足EEPROM研制的要求。  相似文献   
86.
Thermal conductivity of apple and potato samples was measured by means of a specifically designed apparatus based on Fitch's method. The thermal conductivity was determined at various moisture contents at the sample mean temperature of 30 °C. As expected the conductivity decreases with the decrease in moisture content. Thermal conductivity data were correlated with moisture content using a straight line.  相似文献   
87.
88.
The aim of this study was to design a modified atmosphere package for a mixed vegetable salad consisting of 75 g of cut carrot, 55 g of cut cucumber, 20 g of sliced garlic and 50 g of whole green pepper. Respiration data of all the components were combined with film permeability data to predict package atmospheres and design optimal packages for experimental testing for improved shelf-life of the produce. The optimal package avoided minimum O2 and maximum CO2 tolerance limits, and chilling injury temperatures for any component. A pouch form package made of 27 mm low density polyethylene developed a modified atmosphere of 2.0–2.1% O2 and 5.5–5.7% CO2, which was beneficial for all components and provided better quality retention than other test packages.  相似文献   
89.
This paper discusses strategies for implementing DSP systems using residue replication. The theory, recently introduced by two of the authors, uses formal polynomial ring mappings, from binary representations, to direct product ring implementation of integer processing arrays. The mapping produces completely independent computational arrays each computing over the same ring. This paper describes an architecture and processing array to implement, and take advantage of, the special computational ring structures that result from the mapping. A brief review of the theory and mapping techniques, is followed by the discussion of the architecture and VLSI design of an efficient inner product processing array using Fermat Primes.  相似文献   
90.
Dynamic Programming (DP) applies to many signal and image processing applications including boundary following, the Viterbi algorithm, dynamic time warping, etc. This paper presents an array processor implementation of generic dynamic programming. Our architecture is a SIMD array attached to a host computer. The processing element of the architecture is based on an ASIC design opting for maximum speed-up. By adopting a torus interconnection network, a dual buffer structure, and a multilevel pipeline, the performance of the DP chip is expected to reach the order of several GOPS. The paper discusses both the dedicated hardware design and the data flow control of the DP chip and the total array.This work was supported in part by the NATO, Scientific and Environmental Affairs Division, Collaborative Research Grant SA.5-2-05(CRG.960201)424/96/JARC-501.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号