全文获取类型
收费全文 | 74128篇 |
免费 | 8169篇 |
国内免费 | 4796篇 |
专业分类
电工技术 | 5975篇 |
技术理论 | 3篇 |
综合类 | 7529篇 |
化学工业 | 6611篇 |
金属工艺 | 4201篇 |
机械仪表 | 4862篇 |
建筑科学 | 16774篇 |
矿业工程 | 2777篇 |
能源动力 | 2099篇 |
轻工业 | 3372篇 |
水利工程 | 4020篇 |
石油天然气 | 4592篇 |
武器工业 | 1463篇 |
无线电 | 4913篇 |
一般工业技术 | 7772篇 |
冶金工业 | 2769篇 |
原子能技术 | 712篇 |
自动化技术 | 6649篇 |
出版年
2024年 | 309篇 |
2023年 | 924篇 |
2022年 | 1913篇 |
2021年 | 2266篇 |
2020年 | 2638篇 |
2019年 | 2124篇 |
2018年 | 2094篇 |
2017年 | 2719篇 |
2016年 | 2891篇 |
2015年 | 3033篇 |
2014年 | 4823篇 |
2013年 | 4639篇 |
2012年 | 5695篇 |
2011年 | 5921篇 |
2010年 | 4394篇 |
2009年 | 4440篇 |
2008年 | 4091篇 |
2007年 | 4808篇 |
2006年 | 4473篇 |
2005年 | 3797篇 |
2004年 | 3123篇 |
2003年 | 2586篇 |
2002年 | 2274篇 |
2001年 | 1949篇 |
2000年 | 1576篇 |
1999年 | 1352篇 |
1998年 | 1116篇 |
1997年 | 863篇 |
1996年 | 814篇 |
1995年 | 674篇 |
1994年 | 539篇 |
1993年 | 407篇 |
1992年 | 353篇 |
1991年 | 224篇 |
1990年 | 204篇 |
1989年 | 177篇 |
1988年 | 106篇 |
1987年 | 78篇 |
1986年 | 58篇 |
1985年 | 49篇 |
1984年 | 35篇 |
1983年 | 29篇 |
1981年 | 26篇 |
1980年 | 74篇 |
1979年 | 54篇 |
1965年 | 26篇 |
1964年 | 34篇 |
1959年 | 32篇 |
1956年 | 29篇 |
1955年 | 32篇 |
排序方式: 共有10000条查询结果,搜索用时 15 毫秒
91.
底部两层框架-抗震墙砖房抗震能力的分析方法与设计控制 总被引:5,自引:1,他引:4
提出了底部两层框架 -抗震墙砖房框剪层和砖混层的极限受剪承载力、侧移刚度、极限剪力系数计算公式 ,并基于设置不同数量抗震墙的底部两层框架 -抗震墙砖房的实例计算和弹塑性时程分析 ,给出了结构砖混过渡层与相邻框剪层的极限剪力系数比和侧移刚度比的合理取值及薄弱楼层位置判别和破坏状态评定的方法和原则。 相似文献
92.
93.
本文叙述了杨凌国际会展中心基桩静力载荷试验的试验过程 ;通过对三根灌注桩承载力的试验结果分析 ,认为后压浆技术对提高灌注桩单桩极限承载力有很大作用 相似文献
94.
以灌溉、防洪为主的峡口水库大坝,为沥青混凝土面板堆石坝,为研究低温抗裂性能,对沥青混凝土面板破损取样,进行了配比和多种力学性能试验,并与原面板设计指标进行了对比。由于面板经受住了-20℃以下的低温考验,其所用沥青指标、破损取样试验结果,特别是冻断低温指标,对确定水工沥青混凝土低温抗裂检验标准有重要参考价值。 相似文献
95.
纵横波测井资料在储层评价中的应用 总被引:5,自引:1,他引:4
将弹性波基础理论,Gasman理论,Biot理论和实验研究结果相结合,探讨了沉积岩地层中速度和弹性模量,弹性模量和孔隙度,剪切模量和孔隙度,速度和孔隙度,孔隙度和Biot系数之间的关系,利用从各种声学测井资料中提取出的P波和S波时差(或速度)定量评价地层孔隙度和骨架物质,辅以泥质指示测井曲线,可以计算地层孔隙度,饱和度,岩性等参数,在M,Krief方法的基础上,采用优化算法寻求适合于任何岩性地层的孔隙度与Biot系数之间的关系式,提高了Biot系数的计算精度,该评价方法有坚实的实验基础和理论基础,评价结果与实验室岩心分析数据吻合。 相似文献
96.
97.
This paper introduces a new concept of testability called consecutive testability and proposes a design-for-testability method for making a given SoC consecutively testable based on integer linear programming problem. For a consecutively testable SoC, testing can be performed as follows. Test patterns of a core are propagated to the core inputs from test pattern sources (implemented either off-chip or on-chip) consecutively at the speed of system clock. Similarly the test responses are propagated to test response sinks (implemented either off-chip or on-chip) from the core outputs consecutively at the speed of system clock. The propagation of test patterns and responses is achieved by using interconnects and consecutive transparency properties of surrounding cores. All interconnects can be tested in a similar fashion. Therefore, it is possible to test not only logic faults but also timing faults that require consecutive application of test patterns at the speed of system clock since the consecutively testable SoC can achieve consecutive application of any test sequence at the speed of system clock. 相似文献
98.
CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing 总被引:2,自引:0,他引:2
As System on a Chip (SoC) testing faces new challenges, some new test architectures must be developed. This paper describes a Test Access Mechanism (TAM) named CAS-BUS that solves some of the new problems the test industry has to deal with. This TAM is scalable, flexible and dynamically reconfigurable. The CAS-BUS architecture is compatible with the IEEE P1500 standard proposal in its current state of development, and is controlled by Boundary Scan features.This basic CAS-BUS architecture has been extended with two independent variants. The first extension has been designed in order to manage SoC made up with both wrapped cores and non wrapped cores with Boundray Scan features. The second deals with a test pin expansion method in order to solve the I/O bandwidth problem. The proposed solution is based on a new compression/decompression mechanism which provides significant results in case of non correlated test patterns processing. This solution avoids TAM performance degradation.These test architectures are based on the CAS-BUS TAM and allow trade-offs to optimize both test time and area overhead. A tool-box environment is provided, in order to automatically generate the needed component to build the chosen SoC test architecture. 相似文献
99.
100.
Ryba Nancy L.; Cooper Virginia G.; Zapf Patricia A. 《Canadian Metallurgical Quarterly》2003,34(5):499
What is the current standard of practice for evaluations of juvenile competence to stand trial (JCST)? The present study surveyed psychologists regarding the practices used when conducting JCST evaluations. Respondents rated the importance of 17 elements that might be included in a JCST evaluation report. Of these elements, 7 were considered essential by 70% or more of respondents, with 9 additional elements rated as either essential or recommended. A majority of respondents felt that the use of psychological and forensic instruments was important. A list of tests used is provided, and the implications for the development of standards and policy are discussed to provide practitioners with additional knowledge that will help to further the state of the discipline. (PsycINFO Database Record (c) 2010 APA, all rights reserved) 相似文献