全文获取类型
收费全文 | 41993篇 |
免费 | 8133篇 |
国内免费 | 2232篇 |
专业分类
电工技术 | 4245篇 |
综合类 | 4401篇 |
化学工业 | 2897篇 |
金属工艺 | 1005篇 |
机械仪表 | 3093篇 |
建筑科学 | 1011篇 |
矿业工程 | 280篇 |
能源动力 | 680篇 |
轻工业 | 1031篇 |
水利工程 | 1454篇 |
石油天然气 | 657篇 |
武器工业 | 692篇 |
无线电 | 13501篇 |
一般工业技术 | 2016篇 |
冶金工业 | 502篇 |
原子能技术 | 510篇 |
自动化技术 | 14383篇 |
出版年
2024年 | 83篇 |
2023年 | 340篇 |
2022年 | 789篇 |
2021年 | 856篇 |
2020年 | 935篇 |
2019年 | 869篇 |
2018年 | 981篇 |
2017年 | 1148篇 |
2016年 | 1382篇 |
2015年 | 1479篇 |
2014年 | 5217篇 |
2013年 | 3905篇 |
2012年 | 5317篇 |
2011年 | 5942篇 |
2010年 | 5162篇 |
2009年 | 4910篇 |
2008年 | 2934篇 |
2007年 | 2185篇 |
2006年 | 1843篇 |
2005年 | 1358篇 |
2004年 | 965篇 |
2003年 | 814篇 |
2002年 | 599篇 |
2001年 | 497篇 |
2000年 | 360篇 |
1999年 | 265篇 |
1998年 | 253篇 |
1997年 | 191篇 |
1996年 | 181篇 |
1995年 | 145篇 |
1994年 | 113篇 |
1993年 | 80篇 |
1992年 | 70篇 |
1991年 | 41篇 |
1990年 | 41篇 |
1989年 | 27篇 |
1988年 | 18篇 |
1987年 | 11篇 |
1986年 | 5篇 |
1985年 | 7篇 |
1984年 | 9篇 |
1983年 | 11篇 |
1982年 | 2篇 |
1981年 | 6篇 |
1980年 | 6篇 |
1978年 | 1篇 |
1977年 | 2篇 |
1973年 | 1篇 |
1959年 | 2篇 |
排序方式: 共有10000条查询结果,搜索用时 46 毫秒
11.
针对平面并联机构无奇异位置工作空间求解困难、过程繁琐、计算量大等问题,提出了基于CAD求解平面并联机构工作空间的三维螺旋扫描方法。将[n]自由度平面并联机构分解成[n]条支链进行独立分析,得到每条支链下末端执行器的可达区域,再将所有支链可达区域取交集即为平面并联机构工作空间。应用SolidWorks软件建立平面并联机构模型,进行几何特征处理,通过自动求解器求解,将求解过程图形化,快速得到同轴布局5R机构和平面3-RPR并联机构的无奇异位置工作空间。通过同轴布局5R机构的运动学实验,验证了该求解方法的可行性。 相似文献
12.
针对基于容积脉搏波(PPG)提取运动心率时,传统心率提取算法由于运动噪声干扰使测量结果误差大、实时性不好的问题,提出一种抗运动干扰的实时心率提取方法。该方法通过实时小波去噪,同时结合三轴加速度信号(ACC)对运动进行分类训练,计算各运动状态心率增益,对实时心率值进行补偿。实验结果表明,通过与同时采集的ECG信号计算出的实时心率进行对比,绝对误差率仅为1.2%左右。相比传统心率提取算法,该算法具有抗干扰性强,实时准确的特点。 相似文献
13.
针对模拟电路健康管理的特点,提出了一种基于PSO优化多核RVM的模拟电路故障预测方法。利用参数分析得到电路的输出频域响应作为特征,计算其与电路无故障标准响应的欧氏距离来表征电路元件健康值,将多个核函数线性组合,并用PSO优化多核RVM参数后的模型实现对各个时间点元件的健康值变化轨迹进行预测。仿真结果表明,该方法在小样本情况下,预测效果优于单一核函数的RVM模型,适用于健康管理中实时预测,具有较好的实用性。 相似文献
14.
In modern cloud data centers, reconfigurable devices (FPGAs) are used as an alternative to Graphics Processing Units to accelerate data-intensive computations (e.g., machine learning, image and signal processing). Currently, FPGAs are configured to execute fixed workloads, repeatedly over long periods of time. This conflicts with the needs, proper to cloud computing, to flexibly allocate different workloads and to offer the use of physical devices to multiple users. This raises the need for novel, efficient FPGA scheduling algorithms that can decide execution orders close to the optimum in a short time. In this context, we propose a novel scheduling heuristic where groups of tasks that execute together are interposed by hardware reconfigurations. Our contribution is based on gathering tasks around a high-latency task that hides the latency of tasks, within the same group, that run in parallel and have shorter latencies. We evaluated our solution on a benchmark of 37500 random workloads, synthesized from realistic designs (i.e., topology, resource occupancy). For this testbench, on average, our heuristic produces optimum makespan solutions in 47.4% of the cases. It produces acceptable solutions for moderately constrained systems (i.e., the deadline falls within 10% of the optimum makespan) in 90.1% of the cases. 相似文献
15.
16.
《Displays》2015
Multi-projector displays allow the realization of large and immersive projection environments by allowing the tiling of projections from multiple projectors. Such tiled displays require real time geometrical warping of the content that is being projected from each projector. This geometrical warping is a computationally intensive operation and is typically applied using high-end graphics processing units (GPUs) that are able to process a defined number of projector channels. Furthermore, this limits the applicability of such multi-projector display systems only to the content that is being generated using desktop based systems. In this paper we propose a platform independent FPGA based scalable hardware architecture for geometric correction of projected content that allows addition of each projector channel at a fractional increase in logic area. The proposed scheme provides real time correction of HD quality video streams and thus enables the use of this technology for embedded and standalone devices. 相似文献
17.
Traditional maximum power point tracking (MPPT) methods can hardly find global maximum power point (MPP) because output characteristics curve of photovoltaic (PV) array may have multi local maximum power points in irregular shadow, and thus easily fall into the local maximum power point. To address this drawback, Considering that sliding mode variable structure (SMVS) control strategy have such advantages as simple structure, fast response and strong robustness, and P&O method have the advantages of simple principle and convenient implementation, so a new algorithm combining SMVS control method and P&O method is proposed, besides, PI controller is applied to reduce system chattering caused by switching sliding surface. It is applied to MPPT control of PV array in irregular shadow to solve the problem of multi-peak optimization in partial shadow. In order to verity the rationality of the proposed algorithm, the experimental circuit is built, which achieves MPPT control by means of the proposed algorithm and P&O method. The experimental results show that compared with the traditional P&O algorithm, the proposed algorithm can fast track the global MPP, tracking speed increases by 60% and the relative error decreased by 20%. Moreover, the system becomes more stable near the MPP, the fluctuations of output power is greatly reduced, and thus make full use of solar energy. 相似文献
18.
Bahram Rashidi 《International Journal of Circuit Theory and Applications》2020,48(8):1227-1243
In this paper, low-cost and two-cycle hardware structures of the PRINCE lightweight block cipher are presented. In the first structure, we proposed an area-constrained structure, and in the second structure, a high-speed implementation of the PRINCE cipher is presented. The substitution box (S-box) and the inverse of S-box (S-box−1) blocks are the most complex blocks in the PRINCE cipher. These blocks are designed by an efficient structure with low critical path delay. In the low-cost structure, the S-boxes and S-boxes−1 are shared between the round computations and the intermediate step of PRINCE cipher. Therefore, the proposed architecture is implemented based on the lowest number of computation resources. The two-cycle implementation of PRINCE cipher is designed by a processing element (PE), which is a general and reconfigurable element. This structure has a regular form with the minimum number of the control signal. Implementation results of the proposed structures in 180-nm CMOS technology and Virtex-4 and Virtex-6 FPGA families are achieved. The proposed structures, based on the results, have better critical path delay and throughput compared with other's related works. 相似文献
19.
Combinatorial auction is a useful trade manner for transportation service procurements in e-marketplaces. To enhance the competition of combinatorial auction, a novel auction mechanism of two-round bidding with bundling optimization is proposed. As the recommended the auction mechanism, the shipper/auctioneer integrates the objects into several bundles based on the bidding results of first round auction. Then, carriers/bidders bid for the object bundles in second round. The bundling optimization is described as a multi-objective model with two criteria on price complementation and combination consistency. A Quantum Evolutionary Algorithm (QEA) with β-based rotation gate and the encoding scheme based on non-zero elements in complementary coefficient matrix is developed for the model solution. Comparing with a Contrast Genetic Algorithm, QEA can achieve better computational performances for small and middle size problems. 相似文献
20.